Semiconductor device and method for manufacturing semiconductor device
A semiconductor and device technology, applied in the fields of semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of increasing electrode distance, increasing chip size, high cost, etc., and achieving the effect of high insulation withstand voltage
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example
[0044] The first embodiment
[0045] Semiconductor device
[0046] Next, the semiconductor device of this embodiment will be described. Such as figure 2 As shown, the semiconductor device of this embodiment is a field effect transistor with a vertical structure. Specifically, after n + -SiC or n + An n-GaN layer 12, a p-GaN layer 13, and an n-GaN layer 14 are formed on a substrate 11 made of GaN or the like, and an active electrode 21 is formed on a part of the surface of the n-GaN layer 14. Also, from the surface of the n-GaN layer 14, a part of the p-GaN layer 13 and the n-GaN layer 12 is etched to form an opening, and a gate insulating film 15 is formed, which is covered with The surface of the n-GaN layer 14 and the inner surface of the opening. A gate electrode 22 is formed in the opening via the gate insulating film 15.
[0047] In addition, on the back surface of the substrate 11, that is, on the side opposite to the side on which the semiconductor layer is formed, a drai...
Example
[0064] Second embodiment
[0065] Next, according to Figure 6 to Figure 8 The method of manufacturing a semiconductor device of the second embodiment will be described.
[0066] First, like Image 6 As shown in part (a), the MOVPE method + A buffer layer (not shown) is formed on a substrate 11 made of SiC, and an n-GaN layer 12, a p-GaN layer 13, and an n-GaN layer 14 are laminated and formed on the buffer layer.
[0067] Then, like Image 6 As shown in part (b), an opening 41 is formed in a region where the gate electrode 22 to be described later is to be formed.
[0068] Then, like Image 6 As shown in part (c) of, the gate insulating film 15 is formed inside the opening 41 and the surface of the n-GaN layer 14, and the gate electrode 22 is formed inside the opening 41 via the gate insulating film 15.
[0069] Then, like Figure 7 As shown in part (a), the source electrode 21 is formed.
[0070] Then, like Figure 7 As shown in part (b), an insulating film 132 that becomes a back insu...
Example
[0076] The third embodiment
[0077] Next, according to Figure 9 to Figure 11 The method of manufacturing the semiconductor device of the third embodiment will be described.
[0078] First, like Picture 9 As shown in part (a), through the MOVPE method, +- A buffer layer (not shown) is formed on a SiC substrate 11, and an n-GaN layer 12, a p-GaN layer 13, and an n-GaN layer 14 are laminated and formed on the buffer layer.
[0079] Then, like Picture 9 As shown in part (b), an opening 41 is formed in a region where the gate electrode 22 to be described later is to be formed.
[0080] then, Picture 9 As shown in part (c) of, the gate insulating film 15 is formed inside the opening 41 and the surface of the n-GaN layer 14, and the gate electrode 22 is formed inside the opening 41 via the gate insulating film 15.
[0081] Then, like Picture 10 As shown in part (a), the source electrode 21 is formed.
[0082] Then, like Picture 10 As shown in part (b), on the back surface of the substrat...
PUM
Property | Measurement | Unit |
---|---|---|
Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap