Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Forming method of semiconductor structure and forming method of transistor

A semiconductor and crystal orientation technology, applied in the formation of semiconductor structures and the formation of transistors, can solve the problems of complex process and high production cost, and achieve the effects of simple process, easy operation and low production cost

Inactive Publication Date: 2013-10-30
SEMICON MFG INT (SHANGHAI) CORP
View PDF7 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0014] The problem to be solved by the present invention is to provide a method for forming a semiconductor structure and a method for forming a transistor, so as to solve the problem of complex process and excessive production cost when forming a gate-enclosed nanowire transistor with a double-layer nanowire semiconductor structure in the prior art. high problem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Forming method of semiconductor structure and forming method of transistor
  • Forming method of semiconductor structure and forming method of transistor
  • Forming method of semiconductor structure and forming method of transistor

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0055] Please refer to Image 6 , is a schematic flowchart of a method for forming a semiconductor structure according to the first embodiment of the present invention, including steps:

[0056] Step S101, providing a semiconductor substrate, and the semiconductor substrate is a semiconductor-on-insulator, and the semiconductor-on-insulator includes: a substrate, an insulating layer on the surface of the substrate, and a semiconductor layer on the surface of the insulating layer;

[0057] Step S102, forming a hard mask layer on the surface of the semiconductor substrate;

[0058] Step S103, removing part of the hard mask layer, and using the remaining hard mask layer as a mask to form a number of openings in the semiconductor layer to expose the surface of the insulating layer;

[0059] Step S104, using an anisotropic wet etching method to form the sidewall of the opening to form double-layer discrete nanowires;

[0060] Step S105, after the crystal direction anisotropic wet...

no. 2 example

[0087] The present invention also provides a method for forming a transistor, and the method for forming a transistor in this embodiment will be described below with reference to the accompanying drawings.

[0088] First, double-layer discrete nanowires suspended above the substrate are formed, and the cross-section of the nanowires is circular. Both ends of the nanowires are connected to the remaining semiconductor layer and supported by the remaining insulating layer.

[0089] For the formation method of the double-layer nanowire, please refer to Figure 7 to Figure 12 The method for forming the semiconductor structure of the first embodiment will not be repeated here.

[0090] In the first embodiment Figure 12 Based on that, please continue to refer to Figure 13 with Figure 14 , Figure 14 for Figure 13 A schematic cross-sectional structure view in the CC' direction, after thermal annealing, a gate dielectric layer 107 is formed on the surface of the nanowire 106a;...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a forming method of a semiconductor structure and a forming method of a transistor. The forming method of the semiconductor structure comprises the steps that a semiconductor substrate is provided, the semiconductor substrate is made of an insulator upper semiconductor comprising a substrate, an insulation layer and a semiconductor layer; a hard mask layer is formed on the surface of the semiconductor substrate; part of the hard mask layer is removed, the rest of the hard mask layer serves as masks, forms a plurality of openings inside the semiconductor layer, and the surface of the insulation layer is exposed out; the side walls of the openings are etched by adopting the crystal orientation anisotropism wet process, and double-layer discrete nanowires are formed; then, the rest of the hard mask layer is removed, the insulation layer between the nanowires and the substrate is removed, and the double-layer discrete nanowires are suspended above the substrate; after the rest of the hard mask layer and the insulation layer are removed, thermal annealing is conducted on the nanowires so that the cross section of each nanowire becomes round. The forming method of the semiconductor structure is low in production cost, simple in process, and suitable for large-scale production.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a method for forming a semiconductor structure and a method for forming a transistor. Background technique [0002] With the rapid development of semiconductor manufacturing technology, semiconductor devices are developing towards higher component density and higher integration. Transistors, as the most basic semiconductor devices, are currently being widely used. Therefore, as the component density and integration of semiconductor devices increase, the gate size of transistors is also getting shorter and shorter. However, the shortening of the gate size of the transistor will cause the short-channel effect of the transistor, thereby generating leakage current, and ultimately affecting the electrical performance of the semiconductor device. [0003] In order to overcome the short channel effect of the transistor and suppress the leakage current, the prior art...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336
Inventor 宋化龙
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products