Full-digital intermediate-frequency despreading demodulation receiver
A receiver and all-digital technology, which is applied in the field of high-reliability all-digital IF despreading and demodulation receivers, can solve the problems of no description or report, no data collected, etc., to reduce the resources used by FPGA, reduce the capture time, good versatility
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0025] The present invention will be further elaborated below in conjunction with the accompanying drawings.
[0026] as attached figure 1 As shown, the present invention is composed of transformer, AD, down-conversion and RS encoding and decoding FPGA, parallel related FPGA, despreading and demodulating DSP.
[0027] The transformer is composed of a 4:1 impedance converter and surrounding devices. Its function is to suppress common mode noise, isolate analog and digital grounds, and perform impedance matching.
[0028] AD digital / analog converter, its role is to sample the input intermediate frequency signal, select the appropriate sampling rate and number of bits, which can prevent spectrum aliasing, ensure sufficient calculation accuracy, and reduce the usage of FPGA resources , and guarantee a certain IF dynamic range.
[0029] The down-conversion and RS codec FPGA is a 300,000-gate FPGA (Field Programmable Gate Array). Its function is to eliminate the residual frequency...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 