Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Dynamic bottleneck analytical method of semiconductor production line

A bottleneck analysis and production line technology, applied in the direction of comprehensive factory control, electrical program control, comprehensive factory control, etc., can solve the problems of reducing the timeliness, backwardness and lack of production control

Inactive Publication Date: 2014-03-26
BEIJING UNIV OF CHEM TECH
View PDF5 Cites 27 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, the research on the bottleneck mainly has the following problems: (1) There are many parameter variables affecting the bottleneck, and the selection of key variables is directly related to the accuracy of the analysis of the bottleneck equipment. (2) In terms of bottleneck prediction methods, static prediction based on mathematical analysis and simulation technology is mostly used, lacking consideration of uncertain factors such as workpiece types, batches, and equipment failures; (3) Scheduling methods based on fixed bottlenecks , lagging behind the change of the bottleneck equipment, making the scheduling strategy centered on the fixed bottleneck lack of pertinence, reducing the timeliness of production control

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Dynamic bottleneck analytical method of semiconductor production line
  • Dynamic bottleneck analytical method of semiconductor production line
  • Dynamic bottleneck analytical method of semiconductor production line

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0094] The content of the present invention will be described in detail below in conjunction with the accompanying drawings and specific examples.

[0095] Taking a semiconductor production line standard model HP24 as an example, the technical solution adopted by the present invention is analyzed in detail, wherein HP24 is a model developed by the silicon wafer production technology center. This model has 24 equipment groups, with a total of 72 equipment, including 4 batch processing equipment and 68 single-piece processing equipment, processing 3 types of products in total.

[0096] This paper constructs the HP24 semiconductor production line model on the Plant Simulation simulation platform, adopts the fixed feeding strategy CONWIP, sets the WIP value between 25 lots and 35 lots, and adopts the FLNQ (Longest Lots at the Next Queue) rule to carry out the simulation operation, the simulation time is 3 years (25920 hours), and the pre-simulation time is half a year (4320 hours)...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a dynamic bottleneck analytical method of a semiconductor production line. The method includes the steps that firstly, a key parameter capable of representing the bottleneck device characteristic is selected to be used as a bottleneck analysis index; secondly, the comprehensive bottleneck degree of equipment is described quantificationally through a combined definition method from the aspects of the relative production load, the utilization rate, the queue length of a buffer area and the like of the equipment, the bottleneck equipment is recognized by combining a bottleneck judging mechanism, and an equipment number is obtained; furthermore, a bottleneck prediction model of the semiconductor production line is established through an increased trimming type neural network based on the key parameter and the bottleneck equipment number, and the network structure is corrected in a dynamic mode based on a closed-loop control concept; at last, the key parameter affecting the bottleneck is analyzed through a single-factor testing method, and the reasonable value range of the parameter is obtained during bottleneck stabilization. By the adoption of the method, the bottleneck equipment can be recognized rapidly and effectively, the bottleneck at the next moment can be predicted, bottleneck drift is analyzed quantificationally under the condition of the dynamic effect of the key parameter, and a basis is laid for optimal dispatching of the semiconductor production line.

Description

technical field [0001] The invention relates to a dynamic bottleneck analysis method of a production line, which belongs to the field of semiconductor processing and automatic control, in particular to a dynamic bottleneck analysis method of a semiconductor production line. Background technique [0002] The semiconductor manufacturing industry is a capital-intensive high-tech industry, which has great strategic value for economic development. Under the background of the transfer of the world's manufacturing center to the Asia-Pacific region and the sustained and rapid development of my country's economy, my country's semiconductor industry has developed rapidly. In order to continue to maintain the good momentum of the development of my country's semiconductor manufacturing industry and enhance market competitiveness, it is necessary not only to expand the scale but also to improve production efficiency. The semiconductor production line is considered to be the most complex...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G05B19/418
CPCY02P90/02
Inventor 曹政才邱明辉李博王炅刘雪莲
Owner BEIJING UNIV OF CHEM TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products