Self-Aligned Dual Patterning Method

A dual-patterning, self-aligning technology, applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of complex process, poor sidewall morphology of etched patterns, etc., and achieve the effect of reducing process steps
CN103681293BActive Publication Date: 2016-04-20SEMICON MFG INT (SHANGHAI) CORP

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
SEMICON MFG INT (SHANGHAI) CORP
Publication Date
2016-04-20

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides a self-alignment duplex patterning method. The method comprises the following steps: providing a material layer to be etched, forming a sacrificial photoresist layer on the material layer to be etched, curing photoresist at the top and side wall of the sacrificial photoresist layer to form a cured photoresist casing, performing back-etching on the cured photoresist casing at the top of the sacrificial photoresist layer until an uncured inner sacrificial photoresist layer is exposed, forming a first mask pattern on the cured photoresist casing on the side wall of the inner sacrificial photoresist layer, and removing the uncured inner sacrificial photoresist layer. As a hard mask layer is not required to form, the process procedures are reduced, and the impact of the stress generated by the hard mask layer on the profile of the sacrificial photoresist layer is eliminated. Besides, the first mask pattern is formed by removing the top of the cured photoresist casing, the side wall of the sacrificial photoresist layer formed by the photolithographic process is smooth and perpendicular to the surface of the material layer to be etched, and the side wall of the finally-formed etched pattern has a better profile.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to semiconductor technology, in particular to a self-aligned double patterning method. Background technique

[0002] In the field of semiconductor manufacturing, photoresist materials are used to transfer mask images into one or more layers of material, such as metal layers, dielectric layers or semiconductor substrates. However, as the feature size of the semiconductor process continues to shrink, it becomes more and more difficult to form a mask pattern with a small feature size in the material layer using a photolithography process.

[0003] In order to improve the integration level of semiconductor devices, a variety of double patterning processes have been proposed in the industry, among which the Self-Aligned Double Patterning (SADP) process is one of them. Figure 1 to Figure 6 A method for etching a semiconductor structure using a self-aligned double pattern as a mask in the prior art, specifically comprising: [...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More