Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Clock synchronization error compensation method of FC network

A clock synchronization and synchronization error technology, which is applied in the field of computer communication, can solve problems such as increasing the complexity of upper-layer software for time information application, client clock jumping forward or backward, reducing the generality of clock synchronization functions, etc., to achieve Achieve smooth transition and linear monotonous incremental change, realize monotonous linear change, and facilitate application

Active Publication Date: 2014-03-26
西安翔腾微电子科技有限公司
View PDF8 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] During the clock synchronization cycle (the time interval between two clock synchronization messages sent by the server), due to the difference in crystal oscillator frequency between the server and the client, there will be a large deviation in the respective clock synchronization counter values ​​of the server and the client. The server's clock synchronization information directly updates its own clock synchronization counter, which may cause the client's clock to jump forward or backward in a large range, resulting in non-monotonic changes in the clock and increasing the upper-layer software's application of time information. Complexity, reducing the versatility of the clock synchronization function

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Clock synchronization error compensation method of FC network
  • Clock synchronization error compensation method of FC network
  • Clock synchronization error compensation method of FC network

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The present invention provides a kind of FC network clock synchronization error compensation method, and this method comprises the following steps:

[0042] 1) The client receives the CSU ELS frame or the clock synchronization primitive signal sent by the server;

[0043] 2) Determine whether the client clock synchronization counter is consistent with the server clock synchronization counter according to the CSU ELS frame or the clock synchronization primitive signal. If they are consistent, exit the compensation; if they are not consistent, proceed to step 3); Inconsistent synchronization counters include: the clock frequency of the client clock synchronization counter is slower than that of the server clock synchronization counter or the clock frequency of the client clock synchronization counter is faster than the clock frequency of the server clock synchronization counter;

[0044] 3) Obtain the theoretical difference between the server clock synchronization counter...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a clock synchronization error compensation method of an FC network. The method comprises the following steps: a client side receives a CSU ELS frame or a clock synchronization primitive signal sent by a server; according to the CSU ELS frame or the clock synchronization primitive signal, whether a clock synchronization counter of the client side is consistent with a clock synchronization counter of the server or not is judged; the theoretic difference value between the clock synchronization counter of the client side and the clock synchronization counter of the server is acquired, and compensation control is conducted on counting operation of the clock synchronization counter of the client side according to the theoretic difference value; after the compensation control is completed, whether the clock synchronization counter of the client side is consistent with the clock synchronization counter of the server is judged again. The clock synchronization error compensation method has the advantages that a wide range of jumping or returning generated by a clock of the client side in a direct clock synchronization process can be avoided; the compensation accuracy is high.

Description

technical field [0001] The invention belongs to the technical field of computer communication and relates to a compensation method for FC (Fibre Channel) network clock synchronization error. Background technique [0002] The FC network has the characteristics of high bandwidth, low delay and high reliability, and is very suitable for use in distributed systems that have high requirements for real-time data transmission. Clock synchronization technology is a classic problem in distributed systems, distributed in different hosts When the applications in the system coordinate with each other and complete a task together, they need an accurate and unified clock among these systems. [0003] The FC network supports the clock synchronization function, which allows time-sensitive information to be exchanged between different nodes in the network. The clock synchronization service of the FC network is obtained through the clock synchronization server containing the reference clock....

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L7/00H04L29/06
Inventor 田泽李攀杨海波蔡叶芳袁晓军霍卫涛赵强
Owner 西安翔腾微电子科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products