Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Semiconductor device and manufacturing method thereof

A semiconductor and conductor technology, applied in semiconductor devices including fins and its manufacturing field, can solve problems such as low yield, self-heating effect of back gate, difficulty in forming back gate, etc.

Active Publication Date: 2014-08-13
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Despite their respective advantages, a semiconductor device that combines the advantages of both has not been proposed because of the many difficulties in forming the back gate in FinFETs.
In FinFETs based on bulk semiconductor substrates, due to the small contact area between the semiconductor fins and the semiconductor substrate, the formed back gate will cause serious self-heating effects
In FinFET based on SOI wafer, there is a problem of high cost due to the high price of SOI wafer
Moreover, the formation of the back gate on the SOI wafer requires precise control of ion implantation, through the top semiconductor layer to form the implantation region for the back gate under the buried insulating layer, resulting in difficulties in the process and low yield, and due to the impact on the trench Unintentional doping of the channel region leads to fluctuations in device performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] Hereinafter, the present invention will be described in more detail with reference to the accompanying drawings. In the various figures, identical elements are indicated with similar reference numerals. For the sake of clarity, various parts in the drawings have not been drawn to scale.

[0016] For the sake of simplicity, the semiconductor structure obtained after several steps can be described in one figure.

[0017] It should be understood that when describing the structure of a device, when a layer or a region is referred to as being "on" or "over" another layer or another region, it may mean being directly on another layer or another region, or Other layers or regions are also included between it and another layer or another region. And, if the device is turned over, the layer, one region, will be "below" or "beneath" the other layer, another region.

[0018] If it is to describe the situation of being directly on another layer or another area, the expression "d...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Disclosed are a semiconductor device and manufacturing method thereof, the semiconductor device comprising: a semiconductor substrate, a back-gate isolation structure in the semiconductor substrate, and neighboring field effect transistors on the back-gate isolation structure; each of the neighboring field effect transistors comprises a sandwich structure on the back-gate isolation structure, the sandwich structure comprising a back-gate conductor, a semiconductor fin on the two sides of the back-gate conductor, and respective back-gate dielectrics isolating each back-gate conductor from the semiconductor fins; the back-gate isolation structure is part of the conductive path of the back-gate conductor of the neighboring field effect transistors, and forms a PNP junction or an NPN junction between the back-gate conductors of the neighboring field effect transistors. The semiconductor device employs a back-gate isolation structure to apply different voltages to the back gate of one or more field effect transistors respectively, thus regulating the threshold voltage of each field effect transistor accordingly.

Description

technical field [0001] The present invention relates to semiconductor technology, and more particularly, to a semiconductor device including a fin (Fin) and a manufacturing method thereof. Background technique [0002] With the development of semiconductor technology, it is desired to reduce power consumption while reducing the size of semiconductor devices to increase integration. To suppress the short-channel effect due to size reduction, FinFETs formed on SOI wafers or bulk semiconductor substrates have been proposed. A FinFET includes a channel region formed in the middle of a fin of semiconductor material, and source / drain regions formed at both ends of the fin. The gate electrode surrounds the channel region at least on both sides of the channel region (ie a double gate structure), thereby forming an inversion layer on each side of the channel. Since the entire channel region can be controlled by the gate, it can play a role in suppressing the short channel effect. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/78H01L21/336
CPCH01L29/78H01L29/7855H01L29/66795
Inventor 朱慧珑
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products