Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Double-receiving double-emitting programmable ARINC 429 communication interface chip

A technology of double receiving and double sending, communication interface, applied in the field of ARINC429 interface chip, can solve the problems of high power consumption, no receiving FIFO, poor versatility, etc., to achieve the effect of reducing requirements and difficulties, excellent performance and perfect function

Active Publication Date: 2014-09-17
SICHUAN YAMEI POWER TECH
View PDF3 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Currently commercially available FPGA-based ARINC429 interface chip transmitters and ARINC429 bus interface chip dedicated chips are mostly dual-receiving and single-transmitting dedicated chips, with a single receiving and collecting frequency, and the sending FIFO memory has only 8 32-bit words. There is no receiving FIFO and no receiving data. Label filtering check function
At present, in order to meet the needs of dual-receipt and dual-transmission communication, aviation ARINC429 communication is generally realized by FPGA, DSP and high-speed submerged processors, etc. These implementation methods require complex software and hardware technology, high power consumption, and poor versatility

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Double-receiving double-emitting programmable ARINC 429 communication interface chip
  • Double-receiving double-emitting programmable ARINC 429 communication interface chip
  • Double-receiving double-emitting programmable ARINC 429 communication interface chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] exist figure 1 The HT429 programmable communication interface chip for double receiving and double sending is an ARINC429 communication chip with programmable control. The HT429 chip has two receiving units, two sending units, a parity check and label checking unit, a communication interface unit, a 64×16bit label data unit, a 32×32 receiving data FIFO, two 16× 32bit send data FIFO. The controller CPU performs data communication with the communication interface unit of the HT429 chip through the bidirectional three-state data bus D0~D15 and the three-bit address line AD1~AD3. The HT429 chip has a data space of 8 addresses. The 16-bit bidirectional data bus and control bus read and write the sending control register, receiving control register, buffer occupation status register and working status register of the HT429 chip to complete the initialization setting and status reading; the two receiving units of the HT429 chip will receive The serial data is converted into ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a double-receiving double-emitting programmable ARINC 429 communication interface chip, and aims to provide a double-receiving double-emitting HT 429 communication chip which is fast in data transmission, stable and reliable in work and higher in universality. The technical scheme of the invention is that a controller CPU (Central Processing Unit) performs data communication with the HT 429 interface chip through a bothway tristate data bus and a three-bit address bus, and the controller CPU carries out read and write operation on a transmitting controller, a receiving control register, a bumper occupancy state register, a work state register and four data registers of a communication interface unit in the HT 429 chip through the address bus and the data bus; the HT 429 chip carries out odd-even check and volume label check on received data, and data in accordance with requirements are input into an ARINC 429 received data storage; the CPU carries out write operation on two ARINC 429 transmitting data storage FIFO through the communication interface unit of the HT 429 chip respectively, data emitting of two channels is finished, data receiving of the two channels is finished by reading the FIFO data, and the double-receiving double-emitting HT 429 communication chip is formed.

Description

technical field [0001] The invention relates to an ARINC429 interface chip mainly suitable for a large number of electronic controllers of aeroengines, especially a programmable communication chip with multiple communication rates, which can realize ARINC429 double receiving and double sending ARINC429 communication special chip. Background technique [0002] With the development of digital technology and the emergence of microcomputers, more and more avionics devices have adopted aviation data bus for communication. Among them, ARINC429, as a digital information transmission system, has become the aviation industry standard stipulated in the communication of avionics systems. ARINC429 is a specification that defines avionics and systems and communicates with each other. It is a technical standard published and used by ARINC (American Radio Technology Corporation) in September 1977. ARINC429 uses a unidirectional data transfer standard. The ARINC429 technical standard desc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/20
Inventor 郑德华许会元甘祥
Owner SICHUAN YAMEI POWER TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products