Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

725 results about "Data space" patented technology

The data spacing is taken as the square spacing perpendicular to the plane of continuity that would give the same number of samples, n(u), as actually found. Practice has shown that using a volume 2 to 3 times the data spacing leads to reasonably stable results.

Coil array autocalibration MR imaging

A magnetic resonance (MR) imaging apparatus and technique exploits spatial information inherent in a surface coil array to increase MR image acquisition speed, resolution and / or field of view. Magnetic resonance response signals are acquired simultaneously in the component coils of the array and, using an autocalibration procedure, are formed into two or more signals to fill a corresponding number of lines in the signal measurement data matrix. In a Fourier embodiment, lines of the k-space matrix required for image production are formed using a set of separate, preferably linear combinations of the component coil signals to substitute for spatial modulations normally produced by phase encoding gradients. One or a few additional gradients are applied to acquire autocalibration (ACS) signals extending elsewhere in the data space, and the measured signals are fitted to the ACS signals to develop weights or coefficients for filling additional lines of the matrix from each measurement set. The ACS lines may be taken offset from or in a different orientation than the measured signals, for example, between or across the measured lines. Furthermore, they may be acquired at different positions in k-space, may be performed at times before, during or after the principal imaging sequence, and may be selectively acquired to optimized the fitting for a particular tissue region or feature size. The in vivo fitting procedure is readily automated or implemented in hardware, and produces an enhancement of image speed and / or quality even in highly heterogeneous tissue. A dedicated coil assembly automatically performs the calibration procedure and applies it to measured lines to produce multiple correctly spaced output signals. One application of the internal calibration technique to a subencoding imaging process applies the ACS in the central region of a sparse set of measured signals to quickly form a full FOV low resolution image. The full FOV image is then used to determine coil sensitivity related information and dealias folded images produced from the sparse set.
Owner:BETH ISRAEL DEACONESS MEDICAL CENT INC

Method of storing and retrieving multi-dimensional data using the hilbert curve

An improved method of partitioning and indexing multi-dimensional data that maps the data to one-dimensional values according to the sequence in which an approximation of a Hilbert space-filling curve passes through all of the points corresponding to potential multi-dimensional data in a data space. Data is partitioned into pages, each corresponding to a length of Hilbert curve. A page identifier is the sequence of the first point on its corresponding Hilbert curve section. The mapping orders data and also orders the data pages that contain data within a database. Mapping multi-dimensional data to one-dimensional values enables the data to be indexed using any one-dimensional index structure. The practical application of the indexing method is made viable and useful by the provision of a querying algorithm enabling data to be selectively retrieved in response to queries wherein all or some of the data that lies within a rectangular space within multi-dimensional space is required to be retrieved. The querying algorithm identifies pages whose corresponding curve sections intersect with a query region. The first intersecting page is found by calculating the lowest one-dimensional value corresponding to a possible multi-dimensional data value or point within the query region, and looking up in the index to find which page may contain this point. The next intersecting page, if it exists, is found by calculating the lowest one-dimensional value equal to or greater than the identifier of the next page to the one just identified. This new lowest one-dimensional, if found, is used to look up in the index and find the next page intersecting with the query region. Subsequent pages to be found, if any, are determined in a similar manner until no more are found. Pages found to intersect the query region can be searched for data lying within the query region.
Owner:LAWDER JONATHAN KEIR

Multiprocessor node controller circuit and method

Improved method and apparatus for parallel processing. One embodiment provides a multiprocessor computer system that includes a first and second node controller, a number of processors being connected to each node controller, a memory connected to each controller, a first input / output system connected to the first node controller, and a communications network connected between the node controllers. The first node controller includes: a crossbar unit to which are connected a memory port, an input / output port, a network port, and a plurality of independent processor ports. A first and a second processor port connected between the crossbar unit and a first subset and a second subset, respectively, of the processors. In some embodiments of the system, the first node controller is fabricated onto a single integrated-circuit chip. Optionally, the memory is packaged on plugable memory / directory cards wherein each card includes a plurality of memory chips including a first subset dedicated to holding memory data and a second subset dedicated to holding directory data. Further, the memory port includes a memory data port including a memory data bus and a memory address bus coupled to the first subset of memory chips, and a directory data port including a directory data bus and a directory address bus coupled to the second subset of memory chips. In some such embodiments, the ratio of (memory data space) to (directory data space) on each card is set to a value that is based on a size of the multiprocessor computer system.
Owner:HEWLETT-PACKARD ENTERPRISE DEV LP +1

Caliper for measuring objects in an image

The invention relates to a system (300) for performing and visualizing a measurement of an object viewed in an image computed from image data, the system comprising an image unit (310) for visualizing the image data in the image for displaying in a display, a deployment unit (320) for deploying a caliper (21; 22; 23; 24) in an image data space based on the location of the object in the image data space, and a caliper unit (330) for visualizing the caliper (21; 22; 23; 24) in the image, wherein the caliper (21; 22; 23; 24) comprises a first planar surface (211) and a second planar surface (212) substantially parallel to the first planar surface (211), and wherein the measurement of the object is determined based on the distance between the planes of the first and second planar surface. Viewing the first and second planar surfaces of the caliper, visualized together with the measured object, improves the visualization of the measurement of an anatomical or pathological structure, because the first and second planar surface help a user to relate the measurement to the object—to see what is being measured. Advantageously, in an embodiment of the system (300), manually aligning the first and second planar surface with the object may also improve capturing the size of the object, because the system makes the measurement both easier to obtain and more accurate.
Owner:KONINKLIJKE PHILIPS ELECTRONICS NV

Systems and methods of searching for and determining modified blocks in a file system

The invention relates to a method of determining if a block was modified in a file system by comparing the versions of the base snapshot, the delta snapshot, and the space map block entry (b, e). In another aspect, the invention relates to a method of searching for blocks modified in a tree structured file system. The invention relates to methods and systems of snapshot management of a file system in a data storage system. To represent the snapshots, the invention maintains pointers to the root block pointer of each snapshot. When the active file system is modified, this invention avoids overwriting any blocks used by previous snapshots by allocating new blocks for the modified blocks. When the invention needs to put an established block in a new location, it must update a parent block to point to the new location. The update to the parent block may then require allocating a new block for the new parent block and so forth. Parts of the file system not modified since a snapshot remain in place. The amount of space required to represent snapshots scales with the fraction of the file system that users modify. To maintain snapshot integrity, this invention keeps track of the first and last snapshots that use each block in space map blocks spread throughout the file system data space. When users delete snapshots, this invention may use a background process to find blocks no longer used by any snapshot and makes them available for future use.
Owner:ORACLE INT CORP

Multiprocessor node controller circuit and method

Improved method and apparatus for parallel processing. One embodiment provides a multiprocessor computer system that includes a first and second node controller, a number of processors being connected to each node controller, a memory connected to each controller, a first input / output system connected to the first node controller, and a communications network connected between the node controllers. The first node controller includes: a crossbar unit to which are connected a memory port, an input / output port, a network port, and a plurality of independent processor ports. A first and a second processor port connected between the crossbar unit and a first subset and a second subset, respectively, of the processors. In some embodiments of the system, the first node controller is fabricated onto a single integrated-circuit chip. Optionally, the memory is packaged on plugable memory / directory cards wherein each card includes a plurality of memory chips including a first subset dedicated to holding memory data and a second subset dedicated to holding directory data. Further, the memory port includes a memory data port including a memory data bus and a memory address bus coupled to the first subset of memory chips, and a directory data port including a directory data bus and a directory address bus coupled to the second subset of memory chips. In some such embodiments, the ratio of (memory data space) to (directory data space) on each card is set to a value that is based on a size of the multiprocessor computer system.
Owner:HEWLETT-PACKARD ENTERPRISE DEV LP +1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products