Method for calculating influence of panel machining errors to electrical property based on partitioning mode

A technology for panel processing and electrical performance, which is applied in computing, electrical digital data processing, special data processing applications, etc.

Inactive Publication Date: 2014-09-24
XIDIAN UNIV
View PDF3 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the Ruze theory assumes that the phase error of the entire aperture surface is distributed in a Gaussian hat shape with a correlation radius of c, and does not consider the cross-border calculation of the Gaussian hat in the reflective surface formed by splicing panels.
Although subsequent scholars further improved the Ruze formula, they also did not calculate the influence of surface manufacturing errors on antenna performance according to the panel splicing form.
[0003] With the development of reflectors in the direction of large aperture, high frequency band, and high gain, still using the Ruze formula as a guide will put forward extremely stringent requirements on surface accuracy, so that structural engineers will be able to maintain the shape of the back frame, panel processing and assembly. facing great challenges

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for calculating influence of panel machining errors to electrical property based on partitioning mode
  • Method for calculating influence of panel machining errors to electrical property based on partitioning mode
  • Method for calculating influence of panel machining errors to electrical property based on partitioning mode

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0059] The present invention will be described in further detail below with reference to the accompanying drawings.

[0060] refer to figure 1 , the concrete steps of the present invention are as follows:

[0061] Step 1, express the far field of a single panel as the sum of the ideal field and the error field; (1a) refer to figure 2 , the reflective surface spliced ​​by panels is divided into N rings, and the nth ring (n=1,2,…,N) can be divided into K n block. There will be manufacturing errors on the surface of each panel. For the (n,i)th panel, assuming that the phase error caused by a random error at a certain point on the surface is δ(ρ), its far-field pattern can be expressed as

[0062] E n , i = ∫ ∫ ( n , i ) ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a method for calculating influence of panel machining errors to electrical property based on a partitioning mode, and is used for guiding panel surface machining and simulation analysis and evaluation on the electrical property of an antenna. A distant field influenced by surface error is expressed as the sum of an ideal field and an error field, when the average power of the antenna is solved, error power between different panels is simplified to be zero for processing, and the calculation amount is reduced; according to the actual partitioning mode of the antenna, the influence of surface machining errors to the electrical property is calculated and is closer to engineering practice; the average error power of a single panel is solved by accurate four numerical integration, and the defect that in the prior art, an integral time distance vector delta cannot be completely expressed is avoided; an upper limit value of a surface error root-mean-square is obtained by simulation analysis, the excessive accuracy requirement made by experience is avoided, and electrical property indexes are satisfied while the machining difficulty is reduced.

Description

technical field [0001] The invention belongs to the technical field of antennas, and specifically relates to a method for calculating the influence of panel processing errors on electrical performance based on block form, which is used to guide panel surface processing and antenna electrical performance simulation analysis and evaluation. Background technique [0002] As the most commonly used microwave and millimeter wave high-gain antenna, the reflector antenna is widely used in radar measurement and control, satellite communication, radio astronomy and other fields. It may also be used as a microwave weapon and a tool for energy transmission in the future. Since it works in a higher frequency band, the electromagnetic performance is susceptible to various errors. There are two main types of surface errors for reflector antennas: systematic errors and random errors. The system error mainly includes the deformation of the antenna due to its own weight, the thermal deformat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F19/00
Inventor 王猛王从思王伟张逸群虞梦月李鹏周金柱宋立伟
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap