Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Anti-breakdown soi folded gate insulated tunneling bipolar transistor and manufacturing method thereof

A bipolar transistor and gate insulation technology, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as increased static power consumption, increased sub-threshold swing of MOSFETs devices, and small forward conduction current

Inactive Publication Date: 2017-10-20
SHENYANG POLYTECHNIC UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, the continuous shortening of the channel length has led to an increase in the subthreshold swing of MOSFETs, which has resulted in severe degradation of switching characteristics and a significant increase in static power consumption.
Although the degradation of device performance can be alleviated by improving the gate electrode structure, when the device size is further reduced to below 20 nanometers, even with the optimized gate electrode structure, the subthreshold swing of the device will also decrease. increases with further reductions in the device channel length, resulting in further deterioration of the device performance
[0003] Tunneling Field Effect Transistors (TFETs), compared with MOSFETs, although its average subthreshold swing has been improved, but its forward conduction current is too small. Narrow materials are used to generate the tunneling part of the tunneling field effect transistor, which can increase the tunneling probability to improve the transfer characteristics, but increases the difficulty of the process
In addition, the use of high dielectric constant insulating material as the insulating dielectric layer between the gate and the substrate can improve the control ability of the gate to the electric field distribution of the channel, but it cannot substantially increase the tunneling probability of the silicon material, so For the transfer characteristics of tunneling field effect transistors, the improvement is very limited

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Anti-breakdown soi folded gate insulated tunneling bipolar transistor and manufacturing method thereof
  • Anti-breakdown soi folded gate insulated tunneling bipolar transistor and manufacturing method thereof
  • Anti-breakdown soi folded gate insulated tunneling bipolar transistor and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0084] Below in conjunction with accompanying drawing, the present invention will be further described: figure 1 It is a schematic diagram of a three-dimensional structure of an anti-breakdown SOI folded gate insulated tunneling bipolar transistor formed on an SOI substrate in the present invention; figure 2 A schematic diagram of a three-dimensional structure after peeling off the blocking insulating layer 11 for the anti-breakdown SOI folded gate insulated tunneling bipolar transistor of the present invention; image 3 A schematic diagram of a three-dimensional structure after peeling off the emitter 9, the collector 10 and the blocking insulating layer 11 for the anti-breakdown SOI folded gate insulated tunneling bipolar transistor of the present invention; Figure 4 A schematic diagram of a three-dimensional structure after peeling off the emitter 9, the collector 10, the blocking insulating layer 11 and the folded gate electrode 8 for the anti-breakdown SOI folded gate i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an anti-breakdown SOI folded gate insulated tunneling bipolar transistor. Compared with MOSFETs or tunneling field effect transistors of the same size, the breakdown protection region with low impurity concentration is introduced into the collector junction and the emitter junction to significantly improve the The forward and reverse anti-breakdown ability of the device at the deep nanometer scale; there are insulating tunneling structures on both sides and the upper surface of the base region, and the insulating tunneling effect occurs simultaneously on both sides of the base region and on the upper surface under the control of the gate electrode. The upper surface, thus increasing the generation rate of tunneling current; using the extremely sensitive relationship between the resistance of the tunneling insulating layer and its internal field strength to achieve excellent switching characteristics; enhancing the tunneling signal through the emitter to achieve excellent forward conduction characteristics; in addition, the present invention also proposes a specific manufacturing method of an anti-breakdown SOI folded gate insulated tunneling bipolar transistor unit and its array. The transistor significantly improves the working characteristics of the nanoscale integrated circuit unit and is suitable for popularization and application.

Description

Technical field: [0001] The invention relates to the field of ultra-large-scale integrated circuit manufacturing, and relates to a structure of an anti-breakdown SOI folded-gate insulated tunneling bipolar transistor suitable for the manufacture of high-performance ultra-high-integrated integrated circuits. The specific manufacturing method of the pole transistor array. Background technique: [0002] At present, with the continuous improvement of the integration level, the source electrode and the channel or between the drain electrode and the channel of the integrated circuit unit Metal Oxide Semiconductor Field Effect Transistor (MOSFETs) devices form a steep mutation PN within a few nanometers. Junction, when the drain-source voltage is large, this steep abrupt PN junction will have a breakdown effect, which will cause the device to fail. As the size of the device continues to shrink, this breakdown effect becomes more and more obvious. In addition, the continuous shorte...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/739H01L29/10H01L21/331
CPCH01L29/0603H01L29/66325H01L29/739
Inventor 靳晓诗吴美乐刘溪揣荣岩
Owner SHENYANG POLYTECHNIC UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products