Method for realizing server hardware acceleration by using FPGA (field programmable gate array)
A hardware acceleration and server technology, applied in the computer field, can solve problems such as low efficiency, large memory access delay, and consistency impact, and achieve the effects of strong practicability, high bus bandwidth, and improved computing speed
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0030] Example:
[0031] Taking the realization of the image processing accelerator as an example, firstly, the hardware description language (HDL) is used to realize the image processing algorithm acceleration module in the FPGA. Since image data generally requires a large storage space, a storage controller can be instantiated in the FPGA, and a storage chip outside the FPGA is connected as the private memory space of the FPGA. Then implement the QPI bus module, in which the protocol table of the protocol layer can be simplified according to the system structure. Then implement the Cache module and the message forwarding module in the FPGA. An address decoding table is set in the message forwarding module to correctly map the addresses that the FPGA image processing module needs to access to the FPGA private memory space and the system memory space. The hardware accelerator system described in HDL language is synthesized and placed and routed, and the executable bit stream...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap