Unlock instant, AI-driven research and patent intelligence for your innovation.

A half-rate random data phase detection circuit

A technology of phase detection and random data, applied in the direction of electrical components, automatic control of power, etc.

Active Publication Date: 2017-07-18
PEKING UNIV
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The technical problem to be solved by the present invention is how to provide a corresponding detection circuit applied in a DLL structure CDR circuit, a half-rate phase detection circuit that can correctly detect the phase relationship between the periodic clock and random data, simplify the circuit complexity, The Key Issues of Reducing the Cost of Hardware Implementation

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A half-rate random data phase detection circuit
  • A half-rate random data phase detection circuit
  • A half-rate random data phase detection circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] The invention provides a half-rate random data phase detection circuit which integrates the functions of a phase detector and a charge pump. The phase detection sub-circuit works under the condition of a half-rate clock while taking into account the functions of a random data phase detector and a charge pump. The detection circuit detects the phase information between the received data data and the clock clk, and generates a control voltage value Vc. After the control voltage is filtered by the first-order filter capacitor, it is used as the delay control voltage of the voltage-controlled delay chain, and the voltage-controlled delay chain is controlled. Control, and finally realize the phase alignment of the received data data and the clock clk.

[0021] Embodiments of the present invention will be described in detail below with reference to the accompanying drawings.

[0022] In order to better understand and apply a half-rate random data phase detection circuit propo...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a half-rate random data phase detection circuit. By integrating the functions of a phase detector and a charge pump, the phase detection circuit works in a half-rate clock state, and generates a corresponding control voltage value according to the phase relationship between the input data and the clock. . A half-rate random data phase detection circuit proposed by the present invention is applied to the clock data recovery circuit of the delay phase-locked loop structure, and the optimized phase detection circuit makes the clock data recovery circuit work under the half-rate clock condition, which simplifies the circuit design complexity and power consumption. The phase detection circuit integrates the functions of the phase detector and the charge pump, and all of them are implemented by digital logic units, which reduces the hardware implementation cost of the entire clock data recovery circuit.

Description

technical field [0001] The invention relates to the technical field of phase detection, in particular to a half-rate random data phase detection circuit. Background technique [0002] Currently, data transfer rates are increasing as performance demands on transceiver systems continue to increase. In high-speed systems, noise both external and internal to the chip can significantly affect signal quality. In order to improve signal integrity, it is necessary to provide a clock at the receiving end of the transceiver with a well-determined phase relationship with the received data so that at the "sweet spot" of the data, that is, the midpoint of each bit sampling. This requires a clock data recovery circuit at the receiving end for clock recovery and data purification. [0003] A clock and data recovery (CDR) circuit based on a delay locked loop (Delay Locked Loop, DLL) uses a voltage controlled delay chain (Voltage Controlled Dealy Line, VCDL) instead of a voltage controlle...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03L7/085
Inventor 王源刘跃全贾嵩张钢刚张兴
Owner PEKING UNIV