Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for forming fin field effect transistor

A fin-type field effect and transistor technology, which is applied in semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of poor performance and reliability of transistors, and achieve the effect of avoiding injection damage and improving performance

Active Publication Date: 2019-07-02
SEMICON MFG INT (SHANGHAI) CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] FinFETs formed with prior art techniques suffer from poorer performance and reliability as feature sizes shrink further

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for forming fin field effect transistor
  • Method for forming fin field effect transistor
  • Method for forming fin field effect transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] FinFETs formed by prior art techniques have poor performance and reliability.

[0033] Figure 1 to Figure 3 It is a schematic diagram of the structure of a fin field effect transistor in an embodiment of the present invention.

[0034] The forming method of the fin field effect transistor comprises the following steps: in combination with reference Figure 1 to Figure 3 , a semiconductor substrate 100 is provided, the semiconductor substrate 100 has a P-type region (I region) and an N-type region (II region), the surface of the semiconductor substrate 100 in the P-type region has a first fin 120 and across the first fin The first gate structure 130 of 120, the first gate structure 130 covers the top surface and sidewall of part of the first fin 120; the surface of the semiconductor substrate 100 in the N-type region has the second fin 121 and the second fin The second gate structure 133 of the portion 121, the second gate structure 133 covers part of the top surface an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A fin-type field effect transistor formation method comprises steps of providing a semiconductor substrate with a P-type region and an N-type region, wherein a semiconductor substrate surface in the P-type region has a first fin part and a first grid structure crossing the first fin part, and a semiconductor substrate surface in the N-type region has a second fin part and a second grid structure crossing the second fin part; carrying out first light dope injection on the first fin part at two sides of the first grid structure to form a first light dope region; after the first light dope injection, forming a first side wall at two sides of the first grid structure; forming a first source-drain area on the surface of the first fin part; forming a second side wall at two sides of the second grid structure, wherein the second side wall covers a part of the second fin part, and the second side wall is thinner than the first side wall; and forming a second source-drain area on the surface of the second fin part, wherein the second source-drain area has second ions, diffusing the second ions in the second fin part covered by the second side wall to form a second light dope region. The fin-type field effect transistor formation method improves the performance of a fin-type field effect transistor.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a method for forming a fin field effect transistor. Background technique [0002] MOS transistors are one of the most important components in modern integrated circuits. The basic structure of a MOS transistor includes: a semiconductor substrate; a gate structure located on the surface of the substrate, and source and drain regions located in the semiconductor substrate on both sides of the gate structure. MOS transistors generate switching signals by applying a voltage to the gate and regulating the current through the channel at the bottom of the gate structure. [0003] With the development of semiconductor technology, the ability of the traditional planar MOS transistor to control the channel current becomes weaker, resulting in serious leakage current. Fin Field Effect Transistor (Fin FET) is an emerging multi-gate device, which generally includes a fin protrudin...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L29/06H01L29/78
CPCH01L29/0603H01L29/66795H01L29/785
Inventor 周飞
Owner SEMICON MFG INT (SHANGHAI) CORP