Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

On-chip inductor equivalent circuit model used in integrated circuit and extraction method of parameters

An equivalent circuit model, on-chip inductance technology, applied in electrical digital data processing, special data processing applications, instruments, etc., can solve the frequency sensitivity and the lack of lateral coupling effect of the substrate, the skin effect and the substrate are not fully considered Transverse coupling effect parasitic elements and other problems, to achieve high-precision simulation and improve the effect of fitting accuracy

Active Publication Date: 2017-05-31
SOUTHEAST UNIV
View PDF5 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

On this basis, although the substrate inductance and the skin effect branch are introduced, the frequency sensitivity of the skin effect and the substrate lateral coupling effect are not fully considered. This characteristic will not be able to be adjusted by adjusting the existing on-chip inductance, etc. Therefore, the existing on-chip inductance model cannot realize high-precision simulation of on-chip inductance
[0012] To sum up, the current international equivalent circuit models of on-chip inductors do not fully consider the existing skin effect and substrate lateral coupling effect parasitic elements, so the existing transistor small-signal equivalent circuit models cannot achieve the same test results high-precision fitting

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • On-chip inductor equivalent circuit model used in integrated circuit and extraction method of parameters
  • On-chip inductor equivalent circuit model used in integrated circuit and extraction method of parameters
  • On-chip inductor equivalent circuit model used in integrated circuit and extraction method of parameters

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] The present invention will be further explained below in conjunction with the accompanying drawings.

[0035] Such as figure 1 As shown, a kind of on-chip inductance equivalent circuit model for integrated circuit provided by the present invention includes a series part 1 and a substrate part 2; one end of the series part 1 and the substrate part 2 is connected to the input terminal, and the series part 1 and the other end of the substrate part 2 are connected to the output end. Wherein, the series part 1 includes a first resistor R 1 , the first inductance L 1 , parasitic capacitance C 1 and skin parasitic unit 11; the first resistor R 1 , the first inductance L 1 and parasitic capacitance C 1 are connected in sequence and connected in series, and the skin parasitic unit 11 is connected in parallel with the first resistor R 1 both ends, the parasitic capacitance C 1 The two ends of are respectively connected to the input terminal and the output terminal; the sk...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an on-chip inductor equivalent circuit model used in an integrated circuit. The model comprises an input end, an output end, a series part and a substrate part. The series part and the substrate part are connected between the input end and the output end in parallel. The series part comprises a skin parasitic unit. The skin parasitic unit is connected to the two ends of a resistor of the series part in parallel. The skin parasitic unit comprises a skin parasitic capacitor, a skin parasitic resistor and a skin parasitic inductor which are sequentially connected in series. The invention also provides an extraction method of parameters of the on-chip inductor equivalent circuit model used in the integrated circuit. The on-chip inductor equivalent circuit model comprising the parasitic elements with the skin effect and the substrate transverse coupling effect can improve the fitting precision of simulation and test results; meanwhile, extraction method of the parameters of the circuit model is simpler, and high-precision simulation on on-chip inductors is achieved by the whole circuit model.

Description

technical field [0001] The invention belongs to the field of inductance device models, in particular to an on-chip inductance equivalent circuit for integrated circuits and a parameter extraction method. Background technique [0002] With the continuous development of integrated circuit technology, inductance components are more and more widely used in integrated circuits, and integrated on-chip inductors have also become an important part of radio frequency integrated circuits. Studies have shown that 70%-80% of the on-chip area of ​​an integrated circuit is occupied by on-chip spiral inductors, and the performance of on-chip inductance is an important factor affecting the performance of radio frequency integrated circuits. Therefore, on-chip inductors become an important device object in the research of radio frequency integrated circuits. [0003] The device model is the basis for in-depth research on the device, and an accurate model is a necessary condition for subsequ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F17/50
CPCG06F30/367
Inventor 王瀚升何伟梁张明辉唐旭升黄风义
Owner SOUTHEAST UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products