Scan chain re-sequencing method

A scanning chain and rerouting technology, applied in special data processing applications, instruments, electrical digital data processing, etc., can solve the problems of wiring congestion, large area and power consumption overhead, layout and wiring congestion, etc., to reduce area and alleviate Effects of Routing Congestion

Inactive Publication Date: 2017-06-20
NAT UNIV OF DEFENSE TECH
View PDF5 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although the existing resequencing method has achieved certain results in reducing circuit power consumption, it has brought another problem, that is, wiring congestion, and with the development of integrated circuit technology, the circuit integration level is getting higher and higher. When the process node of integrated circuit design is reduced to below 65nm, in order to meet the setup time and hold time constraints of the scan chain, more and more buffer units are required on the scan chain, resulting in more and more area and power consumption overhead , resulting in more and more severe layout and routing congestion, which adversely affects chip performance, power consumption, and area

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Scan chain re-sequencing method
  • Scan chain re-sequencing method
  • Scan chain re-sequencing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] In order to enable those skilled in the art to better understand the solutions of the present invention, the following will clearly and completely describe the technical solutions in the embodiments of the present invention in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments are only It is an embodiment of a part of the present invention, but not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts shall fall within the protection scope of the present invention.

[0021] The scan chain reordering method proposed in the embodiment of the present invention is a method of sorting according to clock tree delay and jumping, which is implemented after designing clock tree synthesis. Refer to figure 1 Shown is the physical design process of the present invention, the main idea of ​​the present inven...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The embodiment of the invention discloses a scan chain re-sequencing method and is applied to the technical field of an integrated circuit scanning test. In the embodiment, registers forming a scan chain are sorted according to clock tress delay from big to small, then the scan chain is segmented and recombined, and the length of the recombined scan chain is calculated and adjusted till the chain length is shorter. Clock deviations among the registers can be considered according to the embodiment, the number of the inserted registers can be decreased to the greatest extent under the situation that time constraints kept among the adjacent registers are met, the area occupied by the scan chain can be decreased, the problem of wire arrangement congestion can be relieved, and the overall power consumption of circuits can be reduced. No side effect is played on the testing time and scan coverage rate of the scan chain, and the process influence on the design is smaller.

Description

technical field [0001] The invention relates to the technical field of integrated circuit testing, in particular to a scanning chain reordering method. Background technique [0002] Inserting scan chains is an important method for testability design of integrated circuits. It replaces ordinary registers in integrated circuits with scan registers, and connects the scan registers end to end to form a serial scan chain to achieve additional scan test functions. The insertion of the scan chain will increase the area and power consumption of the integrated circuit, and in the test mode, the data path of the scan chain must also meet the timing check constraints such as setup time and hold time, so the buffer introduced further increases the integration Circuit area and power overhead. [0003] Reordering the scan chain is a way to reduce the area and power consumption of the integrated circuit. The scan chain reordering method is to reconnect the scan registers on the scan chain...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
CPCG06F30/30
Inventor 刘祥远刘必慰陈书明黄东昌郭阳陈跃跃李振涛刘蓬侠胡春媚梁斌池雅庆
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products