Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Control method for reducing impact on LCL-type grid-connected inverter from digital control time delay

A technology of digital control and control method, which is applied to the output power conversion device, the conversion of AC power input to DC power output, electrical components, etc. The minimum phase attribute is difficult to guarantee and other problems, to achieve the effect of compensating for delay, improving compatibility and system stability margin

Inactive Publication Date: 2017-09-19
JINLING INST OF TECH
View PDF1 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Considering the introduction of digital control delay, on the one hand, it reduces the phase angle margin of the open-loop transfer function of the system and affects the dynamic characteristics; in addition, the delay seriously affects the impedance characteristics of the active damping LCL filter, and the system resonance frequency drops In different frequency bands, LCL impedance characteristics are quite different
As a result, the design of the resonant frequency of the LCL filter and the selection of the switching frequency are no longer independent, and the two are coupled to each other. Once the selection is mismatched, the minimum phase property of the system is difficult to guarantee, and the stability of the grid current is challenged.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Control method for reducing impact on LCL-type grid-connected inverter from digital control time delay
  • Control method for reducing impact on LCL-type grid-connected inverter from digital control time delay
  • Control method for reducing impact on LCL-type grid-connected inverter from digital control time delay

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] Below in conjunction with accompanying drawing and specific embodiment the present invention is described in further detail:

[0022] The invention provides a control method for reducing the influence of digital control delay on the LCL grid-connected inverter, which can eliminate the PWM loading delay and combine the influence of sampling zero-order hold delay on the LCL active damping impedance characteristics, A compensation link for compensating the delay in the resonant frequency section of the active damping inner ring is proposed to improve the mutual compatibility between the system control frequency and the resonant frequency of the LCL filter.

[0023] The structural diagram of the LCL type grid-connected inverter provided by the present invention is as follows figure 1 As shown: The LCL filter is composed of inverter side inductor L1, grid side inductor L2 and filter capacitor C. The phase-locked loop (PLL) module samples the common coupling point voltage Vp...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a control method for reducing the impact on an LCL-type grid-connected inverter from digital control time delay, and the method comprises the steps: 1, carrying out PWM instant loading modulation; 2, connecting a first-order high-pass link (HPF) in a capacitor current negative feedback loop in a series manner, wherein the output of the first-order high-pass link to be overlapped with the output of a controller Gc(s). The PWM loading half-beat time delay in the digital control is eliminated at step 1, and the zero-order holder half-beat time delay of a capacitor current negative feedback inner loop at a resonant frequency band is compensated at step 2. The compatibility of the resonant frequency of the LCL-type grid-connected inverter with the control frequency is improved through steps 1 and 2. The invention proposes the scheme: PWM instant loading + HPF compensation control, thereby eliminating the PWM loading half-beat time delay, achieving the compensating for the time delay of an active damping inner loop at the resonant frequency band, and improving the compatibility of the switching frequency with the resonant frequency of the LCL-type grid-connected inverter and the system stability margin.

Description

technical field [0001] The invention relates to the field of control methods of LCL type grid-connected inverters, in particular to a control method for reducing the influence of digital control delay on LCL type grid-connected inverters. Background technique [0002] Under the background of the gradual shortage of traditional fossil energy and the increasingly serious pollution, the application of grid-connected power generation of new energy such as photovoltaic and wind energy has made great progress. With the continuous improvement of the penetration rate of new energy sources such as photovoltaic and wind energy, grid-connected inverters pose great challenges to the stability and power quality of distribution networks. The LCL type grid-connected inverter is a third-order missing system. Considering the existence of the LCL resonance peak, the open-loop system is unstable. There are many control schemes for the suppression of resonance peaks. Among them, the active dam...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H02M7/5387
CPCH02M7/53873
Inventor 赵国树杨忠司海飞孙罡唐玉娟
Owner JINLING INST OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products