Supercharge Your Innovation With Domain-Expert AI Agents!

Method for carrying out simulation verification on random access memory RAM and simulation verification system

A technology of random access memory and simulation verification, applied in the field of simulation verification system, can solve the problem of low efficiency of RAM simulation verification, and achieve the effect of saving workload and improving verification efficiency

Active Publication Date: 2017-10-24
北京东土军悦科技有限公司 +1
View PDF5 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Embodiments of the present invention provide a method for performing simulation verification on random access memory RAM and a simulation verification system, so as to solve the technical problem of low efficiency of RAM simulation verification in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for carrying out simulation verification on random access memory RAM and simulation verification system
  • Method for carrying out simulation verification on random access memory RAM and simulation verification system
  • Method for carrying out simulation verification on random access memory RAM and simulation verification system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0066] See figure 1 , in an embodiment of the present invention, a method for performing simulation verification on random access memory RAM is provided, which can be applied to a simulation verification system, wherein the process of the method can be described as follows:

[0067] S100: The verification module obtains a first excitation signal corresponding to a first serial number;

[0068] S200: The verification module determines a first interface module corresponding to the first serial number from the at least two interface modules based on the first excitation signal;

[0069] S300: The verification module establishes a connection with the verified RAM module through the first interface module, and sends at least one first type RAM program module in the first type of verified RAM module corresponding to the first serial number Sending the first excitation signal to verify the at least one first type RAM program module.

[0070] In S100, the first serial number may be ...

Embodiment 2

[0114] Based on the same inventive concept, see Figure 4 , the embodiment of the present invention also provides a simulation verification system, the simulation verification system includes a verification module 10 , a RAM module 20 to be verified and at least two interface modules 30 .

[0115] Wherein, the verification module 10 is configured to obtain a first excitation signal corresponding to the first serial number, and determine the first serial number corresponding to the first serial number from the at least two interface modules 30 based on the first excitation signal. An interface module, and establish a connection with the verified RAM module through the first interface module, and send at least one first type RAM program module in the first type of verified RAM module corresponding to the first serial number A first stimulus signal to verify the at least one first type RAM program module.

[0116] Optionally, the verification module 10 is used for:

[0117] rec...

Embodiment 3

[0134] In the embodiment of the present invention, a computer device is also provided, please refer to Figure 5 As shown, the computer device includes a processor 401, and the processor 401 is configured to implement the steps of the clock synchronization method provided by the embodiment of the present invention when executing the computer program stored in the memory 402.

[0135] Optionally, the processor 401 may specifically be a central processing unit, an application specific integrated circuit (Application Specific Integrated Circuit, ASIC), may be one or more integrated circuits for controlling program execution, and may use a field programmable gate array ( The hardware circuit developed by Field Programmable Gate Array (FPGA) can be a baseband processor.

[0136] Optionally, the processor 401 may include at least one processing core.

[0137] Optionally, the electronic device further includes a memory 402, and the memory 402 may include a read only memory (Read Onl...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention provides a method for carrying out simulation verification on a random access memory RAM and a simulation verification system and is used for solving the technical problem that in the prior art, the efficiency of carrying out the simulation verification on the RAM is relatively low. The simulation verification system comprises a verification module, at least two interface modules and at least two different types of verified RAM modules. The method comprises the steps that the verification module obtains a first excitation signal corresponding to a first serial number; the verification module determines a first interface module corresponding to the first serial number from the at least two interface modules based on the first excitation signal; the verification module is connected with the verified RAM modules through the first interface module and sends the first excitation signal to at least one first type of RAM program module in a first type of verified RAM modules corresponding to the first sequence number, thereby verifying the at least one first type of RAM program module.

Description

technical field [0001] The invention relates to the field of communication technology, in particular to a method and a simulation verification system for random access memory RAM. Background technique [0002] At the beginning of system-on-chip (SoC) design, designers usually use simulation technology to establish a simulation environment through a computer to verify each design link of SoC, such as circuit logic, function, timing, etc., such as through The simulation environment adds stimulus to the circuit under test, analyzes the response or probes all the information inside the circuit, so as to verify the circuit under test; Access Memory, RAM) for verification. [0003] At present, for the verification method of RAM, the method of classification verification is mostly adopted, and according to the different types of RAM, the verifier builds different verification environments or components through the computer to verify various types of RAM. For example, the type of R...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G11C29/08
CPCG11C29/08
Inventor 史瑞瑞
Owner 北京东土军悦科技有限公司
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com