Unlock instant, AI-driven research and patent intelligence for your innovation.

dsp serial communication circuit using single chip cpld expansion

A serial port communication and circuit technology, applied in the field of embedded servo control, can solve the problems of circuit complexity, waste of hardware resources, insufficient number, etc., and achieve the effect of reducing bit error rate, reducing utilization rate and ensuring integrity

Active Publication Date: 2022-07-26
HEBEI HANGUANG HEAVY IND
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] At present, in the field of complex multi-serial port communication servo control systems, a single-chip DSP generally provides 3 serial ports, which are often not enough
When it is necessary to expand the serial port of DSP, most of the technologies used are DSP+FPGA+memory combination, double DSP combination, DSP+ST16C554D (four-channel asynchronous transceiver)+CPLD and other combination methods; among them, the combination scheme of DSP+FPGA+memory requires Adding FPGA, memory and its peripheral circuits is not only relatively expensive, but also the FPGA software design is relatively complicated; for the combination of dual DSPs, it can provide 6 serial ports, but for servo control products that only need 4 serial ports, it will cause serious problems. The waste of hardware resources is avoided, and the price of a DSP is much higher than that of CPLD; for the combination of DSP+ST16C554D+CPLD, ST16C554D+CPLD is used to realize serial port related timing, but the circuit is more complicated due to the need of ST16C554D and its peripheral circuits
It can be seen that the above-mentioned method of extending the serial port of DSP is not conducive to product integration and miniaturization design requirements, and cannot meet the hardware integration, high reliability, and low-cost data interaction requirements of modern servo control products for multi-serial port communication systems.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • dsp serial communication circuit using single chip cpld expansion
  • dsp serial communication circuit using single chip cpld expansion

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The present invention will be described in detail below with reference to the accompanying drawings and embodiments.

[0032] The invention provides a DSP serial port communication circuit extended by a single-chip CPLD. Timing, logic coordination, and DSP control realize the expansion of the DSP serial port with the least chip.

[0033] figure 1 It is a schematic diagram of the hardware connection between the DSP and the CPLD of the present invention. First, connect the DSP with the CPLD according to the scheme. As shown in the figure, the read signal pin XRDn, write signal pin XWE0n, chip select signal pin XZCS0n, 7 address line pins XA0~XA6, and 16 data line pins XD0~XD15 of DSP are respectively connected with the read signal pin of CPLD. Signal pin DSP_XRD, write signal pin DSP_XWE, chip select signal pin DSP_XZCS0, address line pin addbus[6:0] and data line pin databus[15:0] are connected; CPLD also provides a flag bit output call_DSP Connect to the DSP, specif...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a DSP serial communication circuit extended by a single-chip CPLD, which uses a CPLD to control the sequential logic of serial communication between the DSP and the outside. , and DSP control to realize the expansion of the DSP serial port with the least chip. The CPLD is divided into a data receiving sub-module COM_RX, a parallel port reading sub-module Read and an output sub-module COM_TX. The COM_RX sub-module uses the reference clock to perform real-time falling edge detection of the receiving pin rxd. When the clocks are all low level, it is determined as the start bit of the data to ensure the correct detection of the start bit; and reasonable logic and timing design such as loop counter, stop counter, frequency divider, shift register, etc. are designed to achieve automatic , Receiving data with high reliability and reducing bit error rate.

Description

technical field [0001] The invention relates to the technical field of embedded servo control, in particular to a DSP serial communication circuit extended by a single-chip CPLD. Background technique [0002] DSP embedded servo control products play an extremely important role in communication, electronics, industrial control, medical, aviation guidance, network and other fields due to their advantages of small size, low power consumption and strong processing capability. [0003] At present, in the field of complex multi-serial communication servo control systems, a single-chip DSP generally provides 3 serial ports, but the number is often insufficient. When the serial port of DSP needs to be expanded, most of the technologies used are DSP+FPGA+memory combination, dual DSP combination, DSP+ST16C554D (four-channel asynchronous transceiver)+CPLD and other combinations; among them, the combination scheme of DSP+FPGA+memory requires Adding FPGA, memory and peripheral circuits ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F13/38
CPCG06F13/385G06F2213/0002
Inventor 胡晓飞乔海岩
Owner HEBEI HANGUANG HEAVY IND
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More