Semiconductor structure and formation method thereof

A technology of semiconductor and gate structure, applied in the field of semiconductor structure and its formation, can solve problems such as poor performance of vertical nanowire transistors, and achieve the effects of reduced etching, high integration and simple etching process

Active Publication Date: 2019-07-05
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF6 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, the performance of exist

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor structure and formation method thereof
  • Semiconductor structure and formation method thereof
  • Semiconductor structure and formation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0038] The prior art semiconductor structure has many problems, for example, the performance of the semiconductor structure is poor.

[0039] Now combine a semiconductor structure to analyze the reasons for the poor performance of the semiconductor structure:

[0040] Because the conventional planar transistor occupies a large substrate surface, the integration of the semiconductor structure is low. In order to improve the integration of the formed semiconductor structure, a vertical nanowire transistor is proposed.

[0041] figure 1 with figure 2 It is a schematic diagram of the structure of each step of a method for forming a vertical nanowire transistor.

[0042] Please refer to figure 1 , A substrate 130 is provided, the surface of the substrate 130 has a fin pillar 131, the fin pillar 131 includes a bottom region I, a channel region II located on the bottom region I, and a top portion located on the channel region II Zone III.

[0043] Continue to refer figure 1 , The sidewalls ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to view more

Abstract

The present invention provides a semiconductor structure and a formation method thereof. The formation method of the semiconductor structure comprises the steps of: providing a substrate, wherein thesubstrate comprises fin columns, and each fin column comprises a bottom portion region, a channel region located on the bottom portion region and a top portion region located on the channel region; forming first isolation layers on the substrate, wherein the first isolation layers cover the bottom portion regions of the fin columns; forming first gate oxide layers and second gate oxide layers at the surfaces of the side walls of the channel regions of the fin columns, wherein the second gate oxide layers are located at the surfaces of the top portions of the first gate oxide layers, and the thicknesses of the first gate oxide layers and the second gate oxide layers are different; forming gate structures at the surfaces of the top portions of the first isolation layers, wherein the gate structures cover the first gate oxide layers and the second gate oxide layers; and forming second isolation layers at the surfaces of the top portions of the gate structures, wherein the second isolationlayers cover the side walls of the top portion regions of the fin columns. The formation method provided by the invention can improve the performances of the semiconductor structure.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a semiconductor structure and a forming method thereof. Background technique [0002] With the rapid development of semiconductor manufacturing technology, semiconductor devices are developing towards higher component density and higher integration. With the improvement of component density and integration of semiconductor devices, the size of transistors is getting smaller and smaller, and the reduction of transistor size makes the short channel effect more and more significant. [0003] In order to reduce the short channel effect, the fin field effect transistor was born. The gate of the FinFET has a forked 3D structure similar to a fish fin. The gate of the fin field effect transistor can control the switching on and off of the circuit on multiple sides of the fin column, so that the short channel effect of the transistor can be well suppressed. [0004]...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/8234H01L27/088
CPCH01L21/823431H01L21/823462H01L21/823481H01L21/823487H01L27/0886
Inventor 张焕云吴健
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products