Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Fault Diagnosis Model of Analog Circuit Based on Algebraic Method

A technology for simulating circuit faults and fault diagnosis models, applied in analog circuit testing, electronic circuit testing, etc., can solve problems such as long fault diagnosis time, increased cost, inaccurate fault detection, etc., achieve less online calculation time and lower test requirements Effect

Active Publication Date: 2022-02-15
YIBIN UNIV
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0031] In order to overcome the problems of the existing analog circuit fault diagnosis model that fault parameter identification cannot be realized, the fault diagnosis time is too long, the application range is small, the fault diagnosis is affected by the tolerance of components, and the diagnosis result is sensitive to noise, which leads to inaccurate fault detection and fault diagnosis. Realizing under-sampling leads to the problem of increased cost when detecting high-frequency circuit faults. The invention provides an analog circuit fault diagnosis based on an algebraic method. This method unifies fault detection, fault location, and fault parameter identification into one The integrated processing on the model is convenient for implementation, and the online calculation time is less, which can effectively overcome the influence of noise on the fault diagnosis results and meet the actual needs of engineering applications. Moreover, the particularity of this method solves the problem that the parameters of analog circuit devices are continuous and difficult to carry out parameter identification. At the same time, the method can still achieve fault diagnosis under certain under-sampling conditions. Finally, the influence of component tolerance on the diagnosis result is analyzed. According to the characteristics of the proposed method, the method of reducing the influence of tolerance is studied.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fault Diagnosis Model of Analog Circuit Based on Algebraic Method
  • Fault Diagnosis Model of Analog Circuit Based on Algebraic Method
  • Fault Diagnosis Model of Analog Circuit Based on Algebraic Method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0075] In order to make the purpose, technical solutions and advantages of the present invention clearer, the technical solutions in the present invention are clearly and completely described below. Apparently, the described embodiments are part of the embodiments of the present invention, not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.

[0076] The present invention will be further described below in conjunction with accompanying drawing:

[0077] Refer to attached figure 1 - attached Figure 7, the present invention establishes the basic theory of failure model as follows:

[0078] Considering that the impact of circuit failure is that the output response does not meet the ideal requirements, that is, the output response deviates from the normal response, in order to avoid the established fault diagno...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an analog circuit fault diagnosis based on an algebraic method. The method integrates fault detection, fault location and fault parameter identification into one model for integrated processing, and adopts topology correlation algorithm to select effective test points to improve Fault coverage, convenient implementation, less online calculation time, can effectively overcome the influence of noise on fault diagnosis results, and meet the actual needs of engineering applications, and the particularity of this method solves the problem of continuous analog circuit device parameters and difficult parameter identification. At the same time, the method can still realize fault diagnosis under certain under-sampling conditions. Finally, the influence of component tolerance on the diagnosis result is analyzed, and the method to reduce the influence of tolerance is studied according to the characteristics of the proposed method.

Description

technical field [0001] The invention belongs to the technical field of analog circuit fault diagnosis, and in particular relates to an analog circuit fault diagnosis model based on an algebraic method. Background technique [0002] 1. Status quo of analog circuit fault diagnosis technology [0003] In the process of design, manufacture and maintenance of the circuit system, it is necessary to study related fault diagnosis techniques to improve system reliability and reduce the cost of production testing and maintenance. Analog circuits have the characteristics of limited access to measurement points, infinitely many states of signal values, tolerances of device parameters, nonlinear relationship between circuit response and component characteristics, etc., resulting in the lack of fault diagnosis models and difficulty in fault diagnosis. Therefore, the study of analog circuit fault diagnosis is a topic with important theoretical research and engineering application value. P...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G01R31/316
CPCG01R31/316
Inventor 周启忠张超洋徐娟谢燕蔡乐才肖大川
Owner YIBIN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products