Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Relay protection system and special multi-core Soc chip architecture thereof

A relay protection, multi-core technology, applied in the architecture with a single central processing unit, electrical digital data processing, general-purpose stored program computers, etc., can solve problems affecting the operation stability and reliability of relay protection products. Complexity and other issues to achieve the effect of improving reliability and stability and simplifying the multi-chip hardware architecture

Inactive Publication Date: 2020-07-17
CHINA SOUTHERN POWER GRID DIGITAL GRID RES INST CO LTD
View PDF6 Cites 15 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The embodiment of the present invention provides a relay protection system and its dedicated multi-core Soc chip architecture, which is used to solve the problem that the multi-chip architecture of the existing relay protection adopts the architecture of multiple chips and multiple card boards, and the multi-chip architecture is complex , thus affecting the technical problems of the operation stability and reliability of relay protection products

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Relay protection system and special multi-core Soc chip architecture thereof
  • Relay protection system and special multi-core Soc chip architecture thereof
  • Relay protection system and special multi-core Soc chip architecture thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0032] figure 1 It is a frame diagram of the multi-core Soc chip architecture dedicated to the relay protection system described in the embodiment of the present invention.

[0033] Such as figure 1 As shown, the embodiment of the present invention provides a special multi-core Soc chip architecture for a relay protection system, which is used for a relay protection system. The multi-core Soc chip architecture dedicated for a relay protection system includes at least four processing cores 10, a first dual channel DDR20 and the second dual-channel DDR30, the four processing cores 10 are management processing core 11, communication data processing core 12, protection lock processing core 13, and protection logic processing core 14; the first dual-channel DDR20 and the second dual-channel DDR30 The first secondary cache 40 and the second secondary cache 50 are connected between them; the management processing core 11 and the information data processing core 12 are respectively c...

Embodiment 2

[0061] The embodiment of the present invention also provides a relay protection system, including the multi-core Soc chip architecture dedicated to the relay protection system described in the first embodiment.

[0062] What needs to be said is that the multi-core Soc chip architecture dedicated to the relay protection system has been described in detail in the first embodiment, so it will not be described one by one in this embodiment.

[0063] The relay protection system adopts the multi-core Soc chip architecture dedicated to the relay protection system instead of the structure design of several chips and several card boards used in the existing relay protection system. The multi-core Soc chip architecture dedicated to the relay protection system simplifies The original complex multi-chip hardware architecture also avoids the low reliability and stability of the relay protection system caused by the unstable connection of the multi-chip hardware structure. The multi-core Soc...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention relates to a relay protection system and a special multi-core Soc chip architecture thereof. The special multi-core Soc chip architecture comprises a first dual-channelDDR, a second dual-channel DDR, a management processing core, a communication data processing core, a protection locking processing core, a protection logic processing core, a first secondary cache and a second secondary cache which are integrated on a chip. According to the special multi-core Soc chip architecture for the relay protection system, the four processing cores, the first dual-channelDDR, the second dual-channel DDR, the first secondary cache and the second secondary cache are integrally arranged on the chip, so that the original complex multi-chip hardware architecture is simplified; and low operation reliability and stability of the relay protection system caused by unstable connection of a multi-chip hardware structure are also avoided, and the operation reliability and stability of the relay protection system are improved. The technical problem that the operation stability and reliability of a relay protection product are influenced due to the fact that an existing relay protection multi-chip framework adopts a framework that a plurality of chips adopt a plurality of clamping plates and the multi-chip framework is complex is solved.

Description

technical field [0001] The invention relates to the technical field of electric power system relay protection, in particular to a relay protection system and a dedicated multi-core Soc chip architecture. Background technique [0002] At present, it has been popularized and applied in the power system, and the corresponding intelligent and digital technology is becoming more and more mature. It is also in the field of relay protection of the power system. At present, the relay protection of the power system has intelligent and digital relay protection. [0003] The products on the market that support intelligent and digital relay protection devices are all implemented with a multi-chip architecture. The existing multi-chip architecture for relay protection uses multiple chips and multiple card boards. The multi-chip architecture is complex, which affects the successor. The operation stability and reliability of the electrical protection product, and the complex system structu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/78G06F11/07
CPCG06F11/0757G06F15/7807G06F15/781
Inventor 李鹏于杨姚浩习伟赵继光李肖博蔡田田
Owner CHINA SOUTHERN POWER GRID DIGITAL GRID RES INST CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products