Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Novel fourteen-bit assembly line-successive approximation type analog-to-digital converter

An analog-to-digital converter, successive approximation technology, applied in analog-to-digital conversion, code conversion, instruments, etc., can solve problems such as conversion rate limitation, improve conversion rate, reduce design difficulty and power consumption, and realize power consumption Effect

Active Publication Date: 2020-07-24
SHANGHAI JIAO TONG UNIV
View PDF3 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although using successive approximation analog-to-digital converter (SAR ADC) instead of flash analog-to-digital converter (Flash ADC) can reduce the power consumption of each pipeline, it has a large limitation in conversion rate.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Novel fourteen-bit assembly line-successive approximation type analog-to-digital converter
  • Novel fourteen-bit assembly line-successive approximation type analog-to-digital converter
  • Novel fourteen-bit assembly line-successive approximation type analog-to-digital converter

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0025]This embodiment implements a novel 14-bit pipeline-successive approximation analog-to-digital converter. The 14-bit pipeline-successive approximation analog-to-digital converter (14-bit Pipeline-SAR ADC) architecture proposed in this embodiment is suitable for high-speed and high-precision applications. The overall structure mainly includes four-stage pipeline and digital error correction logic (DigitalError Correction). In order to increase the conversion rate of the successive approximation analog-to-digital converter (SAR ADC) in the pipeline, a new 2.5-bit / cycle capacitor array is used to realize the conversion.

[0026] figure 1 It is a general structure diagram of a new 14-bit pipeline-successive approximation analog-to-digital converter. Such as figure 1 Shown in this embodiment is an overall architecture of a novel 14-bit pipeline-successive approximation analog-to-digital converter (14-bit Pipeline-SAR ADC), which mainly includes a four-stage pipeline and dig...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a novel fourteen-bit assembly line-successive approximation type analog-to-digital converter, which comprises a first-stage assembly line, a second-stage assembly line, a third-stage assembly line, a fourth-stage assembly line and digital error correction logic, wherein the first-stage assembly line, the second-stage assembly line and the third-stage assembly line are of afive-bit successive approximation type analog-to-digital converter structure, and one of the five bits is a redundant bit; the fourth-stage assembly line is a two-bit successive approximation type analog-to-digital converter; and an input signal passes through the first-stage assembly line, the second-stage assembly line, the third-stage assembly line and the fourth-stage assembly line to obtaina converted digital code, and the converted digital code is input into the digital error correction logic for processing to obtain a fourteen-bit digital code. The converter has the advantages of highconversion rate and low power consumption.

Description

【Technical field】 [0001] The invention relates to the technical field of electronic circuits, in particular to a novel 14-bit pipeline-successive approximation analog-to-digital converter. 【Background technique】 [0002] Successive approximation analog-to-digital converter, SAR is the abbreviation of successive approximation register in English. In each conversion process, by traversing all quantized values ​​and converting them into analog values, the input signal is compared with it one by one, and finally the output signal is obtained. Digital signal. SAR-ADC converter is composed of: sample and hold circuit, DAC, comparator, successive approximation register, timing and other control circuits, the core is DAC and comparator. [0003] With the continuous development of CMOS process technology, pipelined analog-to-digital converter (Pipeline ADC) has been widely used in the fields of Internet of Things, image sensing and wireless communication. A traditional pipelined an...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03M1/38
CPCH03M1/38Y02D10/00
Inventor 王国兴赵健罗京
Owner SHANGHAI JIAO TONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products