Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Full-surrounded gate synapse transistor, preparation method and circuit connection method

A technology that fully surrounds gates and transistors. It is used in the manufacture of transistors, circuits, and semiconductor/solid-state devices. It can solve the problems of small switching current ratio, large device power consumption, and large channel leakage current, and achieve the reduction of channel leakage current. Small, improve the control ability, the effect of large switching current ratio

Active Publication Date: 2020-10-02
SHANGHAI UNIV
View PDF6 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The current traditional synaptic transistors are all based on the stacked structure of thin film transistor technology (Thin Film Transistor TFT), and the control ability of the gate to the channel current is weak. A series of problems such as high consumption make the performance of the synaptic transistor device low. At the same time, the proton mobility of the insulating layer in the traditional synaptic transistor is insufficient, and the synaptic characteristics need to be improved.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Full-surrounded gate synapse transistor, preparation method and circuit connection method
  • Full-surrounded gate synapse transistor, preparation method and circuit connection method
  • Full-surrounded gate synapse transistor, preparation method and circuit connection method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0042] The object of the present invention is to provide a fully-enclosed gate synaptic transistor, a preparation method and a circuit connection method. In the fully-enclosed gate synaptic transistor, the gate wraps the insulating layer and the active layer so that the gate voltage The channel current can be controlled from various directions, the control ability of the gate electrode can be improved, and the power consumption of the device can be reduced.

...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
heightaaaaaaaaaa
heightaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention relates to a full-surrounded gate synapse transistor, a preparation method and a circuit connection method. The full-surrounded gate synapse transistor comprises an active layer, an insulating layer, a gate electrode, a source electrode and a drain electrode. The active layer is a cylinder; the insulating layer and the gate electrode are sequentially wrapped on the outer side of theactive layer; one end of the active layer is provided with a source electrode, and the other end of the active layer is provided with a drain electrode; both the source electrode and the drain electrode are cylinders; the bottom surface diameters of the source electrode and the drain electrode are smaller than the bottom surface diameter of the active layer; and the active layer, the source electrode and the drain electrode are coaxially arranged. According to the invention, the gate voltage can control the channel current from all directions, and the control capability of the gate electrode is improved, so that the power consumption of the device is reduced.

Description

technical field [0001] The invention relates to the technical field of synapse transistors, in particular to a synapse transistor with a fully enclosed gate, a preparation method and a circuit connection method. Background technique [0002] With the rapid development of information technology and the explosive growth of data volume, the processing capacity for huge data volume has also begun to encounter bottlenecks. Traditional computers based on the von Neumann system show strong computing power when dealing with problems with clear logic and clear data structure, but for some problems with fuzzy logic structure and huge data volume, such as image and video processing, It will be very inefficient and consume a lot of energy. Inspired by the human brain, research on brain-inspired computer systems has received widespread attention. To manufacture brain-like computers, it is particularly important to develop high-performance synaptic transistors. The current traditional ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/786H01L29/423H01L21/34H01L27/12H01L21/77
CPCH01L27/1225H01L27/1259H01L29/42392H01L29/66969H01L29/78642H01L29/7869
Inventor 李俊伏文辉张志林张建华
Owner SHANGHAI UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products