Channel performance test system and method for satellite navigation anti-interference baseband chip

A baseband chip and satellite navigation technology, applied in the field of satellite navigation, can solve the problems of complex test system composition, high cost, anti-jamming baseband chip array antenna interference, etc., to improve test efficiency and test accuracy, reduce requirements, and reduce test cost effect

Active Publication Date: 2021-02-23
HUNAN MATRIX ELECTRONICS TECH
View PDF6 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] 1. The test system built by the existing scheme is complex in composition and high in cost. It is necessary to strictly standardize the link power and delay of each radio frequency signal, otherwise it will directly affect the accuracy of the test and evaluation of the anti-jamming baseband chip, which is not conducive to Rapid Construction of Test System
[0006] 2. Since the anti-jamming baseband chip cannot directly process the radio frequency navigation signal, it needs to cooperate with the array antenna for the whole machine test, so the final evaluation result of the anti-jamming baseband chip introduces the interference of the array antenna, which cannot be truly and objectively reflected Real channel performance of anti-jamming baseband chip
[0007] To sum up, the traditional technology of testing the anti-jamming baseband chip through radio frequency signals cannot strip the influence of the test system, test environment, link error, etc. Performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Channel performance test system and method for satellite navigation anti-interference baseband chip
  • Channel performance test system and method for satellite navigation anti-interference baseband chip
  • Channel performance test system and method for satellite navigation anti-interference baseband chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] The following will clearly and completely describe the technical solutions in the embodiments of the application with reference to the drawings in the embodiments of the application. Apparently, the described embodiments are only some, not all, embodiments of the application. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the scope of protection of this application.

[0031] The channel performance of satellite navigation anti-jamming baseband chips generally includes channel delay consistency, acquisition time, dynamic range of received signal power and other performances. see figure 1 , is shown as a schematic structural diagram of the channel performance testing system of the satellite navigation anti-jamming baseband chip provided by the embodiment of the present invention, the system includes: a navigation signal simulator and a test evaluation unit, the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a channel performance test system and method for a satellite navigation anti-interference baseband chip. The channel performance test system comprises a navigation signal simulator and a test evaluation unit, wherein the navigation signal simulator comprises a signal simulation unit and a control unit, and the control unit is used for generating or receiving externally input simulation and control parameters and sending the simulation and control parameters to the signal simulation unit and the test evaluation unit; the signal simulation unit is used for generating a digital baseband signal of a satellite according to satellite navigation simulation and control parameters and sending the digital baseband signal to the anti-interference baseband chip through an optical fiber; and the test evaluation unit is used for receiving the positioning calculation information output by the anti-interference baseband chip, comparing the positioning calculation information with the simulation and control parameters, and judging the channel performance of the anti-interference baseband chip. The invention further discloses a test method which is used for the system. The method has advantages of improving the test efficiency and the test accuracy, reducing the test cost and the like.

Description

technical field [0001] The invention mainly relates to the technical field of satellite navigation, in particular to a channel performance testing system and method of a satellite navigation anti-jamming baseband chip. Background technique [0002] The satellite navigation anti-jamming baseband chip is the core device of the anti-jamming receiver. Its function and performance determine the performance index of the whole machine. Its working principle is to add an anti-jamming algorithm to the anti-jamming baseband chip to suppress the jamming signal, and then Complete the acquisition, tracking, and data demodulation of the designated satellite signal, and provide measurement information such as pseudo-range and carrier phase of the satellite signal. [0003] At present, the test of the satellite navigation anti-jamming baseband chip is usually carried out in a microwave anechoic chamber. The test and verification system broadcasts the multi-user radio frequency signal or the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G01S19/23
CPCG01S19/23
Inventor 钟小鹏陈振宇樊敏徐帅
Owner HUNAN MATRIX ELECTRONICS TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products