Unlock instant, AI-driven research and patent intelligence for your innovation.

Preparation method of junction field effect transistor device

A field effect transistor and device technology, which is applied in the field of junction field effect transistor device preparation, can solve problems such as increased turn-off voltage and increased switching power consumption, and achieves reduced turn-off power consumption, low turn-on power consumption, High stability effect

Pending Publication Date: 2021-03-09
SHANGHAI CHANGYUAN WAYON MICROELECTRONICS
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] JFET manufactured by traditional technology, while pursuing low on-resistance, often increases the turn-off voltage, which will lead to an increase in switching power consumption, and is likely to cause a large waste of power in power electronic equipment. Therefore, in order to solve the above problems , it is urgent to design a junction field effect transistor device to meet the needs of practical use

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method of junction field effect transistor device
  • Preparation method of junction field effect transistor device
  • Preparation method of junction field effect transistor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0049]The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.

[0050] It should be noted that, in the case of no conflict, the embodiments of the present invention and the features in the embodiments can be combined with each other.

[0051] The present invention will be further described below in conjunction with the accompanying drawings and specific embodiments, but not as a limitation of the present invention.

[0052] The invention provides a preparation method of a junction field effect transistor device, which belongs to...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
electrical resistivityaaaaaaaaaa
thicknessaaaaaaaaaa
electrical resistivityaaaaaaaaaa
Login to View More

Abstract

The invention discloses a preparation method of a junction field effect transistor device, which belongs to the field of semiconductor device design and manufacture, and comprises the following stepsof: forming a first N-type buried layer and a P-type buried layer on a first surface of a silicon wafer, and annealing; growing a first P-type epitaxial layer after cleaning; forming a second N-type buried layer in the first P-type epitaxial layer; cleaning again, and growing a second P-type epitaxial layer; forming an N+ injection region and a P+ injection region; growing a silicon dioxide dielectric layer, forming a deep groove along the Y-axis direction, and forming a deep P+ doped region; cleaning, and then depositing P+ polycrystalline silicon; forming a corresponding gate contact hole; forming drain metal, first gate metal and source metal; and forming a second gate metal on the second surface. The beneficial effects of the invention are that the circuit is low in on-resistance, is high in grid control capability, is low in pinch-off voltage, is small in switching power consumption, and is lower in turn-off power consumption; and meanwhile, the circuit is high in stability and suitable for various constant-current source circuits.

Description

technical field [0001] The invention relates to the field of semiconductor device design and manufacture, in particular to a preparation method of a junction field effect transistor device. Background technique [0002] Junction Field-Effect Transistor (JFET) is a three-terminal active device with amplification function composed of PN junction gate, source and drain. Its working principle is to change the channel through the gate voltage. The conductivity of the channel is used to control the output current. JFET has the advantages of high input impedance, low power consumption, and good switching stability, so it has been widely used in power devices, low noise amplifiers, and high input impedance circuits. [0003] Junction field-effect transistors include depletion-mode JFETs and enhancement-mode JFETs, and depletion-mode JFETs are generally more common. For a depletion-type JFET, when no voltage is applied to the gate, the channel resistance is the smallest, and the tr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/335H01L29/06H01L29/08H01L29/423H01L29/808
CPCH01L29/42316H01L29/0623H01L29/0843H01L29/66901H01L29/8086
Inventor 蒋骞苑赵德益吕海凤郝壮壮张啸王允
Owner SHANGHAI CHANGYUAN WAYON MICROELECTRONICS