Using stochastic failure metrics in semiconductor manufacturing

一种随机故障、半导体的技术,应用在半导体/固态器件制造、半导体/固态器件测试/测量、测量装置等方向,能够解决无法适时方式涵盖关键特征、未考虑设计等问题
CN112703587APending Publication Date: 2021-04-23KLA CORP

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
KLA CORP
Publication Date
2021-04-23

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A stochastic calculation engine receives inputs from a semiconductor inspection tool or semiconductor review tool. The stochastic calculation engine determines abnormal locations and pattern variation from the inputs and determines stochastic failures from the inputs. An electronic data storage unit connected with the stochastic calculation engine can include a database with known stochastic behavior and known process metrology variations. The stochastic calculation engine can flag stochastic features, determine a failure rate, or determine fail probability.
Need to check novelty before this filing date? Find Prior Art

Description

[0001] Cross References to Related Applications

[0002] This application claims priority to assigned US Provisional Patent Application No. 62 / 728,708, filed September 7, 2018, the disclosure of which is hereby incorporated by reference. technical field

[0003] The present invention relates to semiconductor inspection and metrology. Background technique

[0004] The evolution of the semiconductor manufacturing industry puts forward higher requirements for yield management and, specifically, metrology and inspection systems. Critical dimensions continue to shrink, and the industry needs to reduce the time it takes to achieve high-yield, high-value production. Minimizing the total time from detection of a yield issue to resolution of said issue determines the return on investment of the semiconductor manufacturer.

[0005] Fabrication of semiconductor devices, such as logic and memory devices, typically involves processing semiconductor wafers using extensive fabrication p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More