3D stacked and back exported fan-out type packaging structure and manufacturing method thereof

A packaging structure, fan-out technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, semiconductor/solid-state device components, etc., can solve the difficult wafer-level testing of through-silicon via process, the difficulty of guaranteeing chip yield, It is difficult to reduce the volume of stacked packaging and other problems, so as to achieve the effect of reducing packaging cost, low loss and short response time

Active Publication Date: 2021-08-13
江苏长晶科技股份有限公司
View PDF6 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This kind of 2.5D / 3D wafer-level packaging has limited integration, and it is difficult to carry out wafer-level testing in TSV technology. It is difficult to guarantee the yield rate of chips, and the final packaging yield is low, which in turn increases the cost of packaging.
In addition, in the case of stacked package layers, it is difficult to reduce the volume of the stacked package due to the large number of intermediate layers, and this type of package will also increase the volume of the package due to the problem of assembly accuracy.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • 3D stacked and back exported fan-out type packaging structure and manufacturing method thereof
  • 3D stacked and back exported fan-out type packaging structure and manufacturing method thereof
  • 3D stacked and back exported fan-out type packaging structure and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] The technical means adopted by the present invention to achieve the intended invention purpose are further described below in conjunction with the drawings and preferred embodiments of the present invention. In the various figures, identical elements are indicated with similar reference numerals. For the sake of clarity, various parts in the drawings have not been drawn to scale. Also, some well-known parts may not be shown. For the sake of simplicity, the semiconductor structure obtained after several steps can be described in one figure.

[0023] In the following, many specific details of the present invention are described, such as device structures, materials, dimensions, processing techniques and techniques, for a clearer understanding of the present invention. However, the invention may be practiced without these specific details, as will be understood by those skilled in the art.

[0024]It should be noted that the embodiment of the present invention describes...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a 3D stacked and back exported fan-out type packaging structure and a manufacturing method thereof. The fan-out type packaging structure comprises a carrier plate (wafer), a chip, a plastic packaging layer, a first rewiring layer, a first dielectric layer, a second rewiring layer and a second dielectric layer. According to the fan-out type packaging structure, double-sided fan-out is realized, the packaging cost can be effectively reduced, and the application range of the structure is widened; the structure mainly depends on the design of the substrate to realize interconnection and intercommunication of the front surface and the back surface of the chip instead of TSV through holes, so that the process difficulty can be effectively reduced, and processing and production can be realized by using general equipment; besides, the fan-out type packaging structure can shorten the connection distance, has great advantages in the aspects of product performance, especially electrical performance and signal transmission, and is smaller in loss, higher in efficiency and shorter in response time.

Description

technical field [0001] The present invention relates to semiconductor wafer packaging technology, more specifically, to a 3D stacked fan-out package structure and a manufacturing method thereof. Background technique [0002] With the development of semiconductor technology, semiconductor devices are becoming more and more complex, and the volume of semiconductor devices is also becoming smaller and smaller. In addition, semiconductor devices are required to have more functions and faster processing speeds. In order to support the increased functions, the semiconductor package including these components has a large number of contact pads for external electrical connection, such as for input or output, these contact pads will greatly increase the surface area of ​​the semiconductor package, and even occupy the semiconductor half of the package surface area. [0003] The traditional wafer-level packaging technology uses fan-in technology (Fan-in), which requires that the chip...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L23/498H01L23/31H01L25/04H01L21/60H01L21/50H01L21/52H01L21/56
CPCH01L21/50H01L21/52H01L21/568H01L23/3128H01L23/498H01L23/49805H01L23/49816H01L23/49838H01L24/02H01L24/03H01L25/04H01L2224/02311H01L2224/0233H01L2224/02331H01L2224/02379
Inventor 杨国江高军明
Owner 江苏长晶科技股份有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products