Preparation method of fin type semiconductor device

A semiconductor and device technology, applied in the field of preparation of fin-type semiconductor devices, can solve problems such as poor surface flatness of germanium-silicon and silicon, affecting the working speed of devices, and surface damage of silicon and germanium-silicon

Active Publication Date: 2021-12-07
SHANGHAI INTEGRATED CIRCUIT EQUIP & MATERIALS IND INNOVATION CENT CO +1
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

With the continuous reduction of device size, in order to improve the carrier mobility in the fin field effect transistor and improve the performance of the transistor, generally the PMOS transistor in the fin field effect transistor will use silicon germanium to form fins to improve The carrier mobility of the PMOS tube, while the NMOS tube still uses silicon to form fins, and silicon and silicon germanium are located in different regions. If the surface of silicon and silicon germanium is directly planarized by chemical mechanical polishing, it is easy to The surface of silicon germanium and silicon is damaged, and the flatness of the silicon germanium and silicon surfaces is poor, and the poor flatness will cause a difference in the height of the fins of the PMOS tube and the fins of the NMOS tube, thereby affecting the working speed of the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method of fin type semiconductor device
  • Preparation method of fin type semiconductor device
  • Preparation method of fin type semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

preparation example Construction

[0028] figure 1 It is a flow chart of the manufacturing method of the fin-type semiconductor device provided in this embodiment. This embodiment provides a method for manufacturing a fin-type semiconductor device, so as to reduce the height difference between the fins of the NMOS transistor and the fins of the PMOS transistor. Please refer to figure 1 , the preparation method of the fin semiconductor device includes:

[0029] Step S1: providing a substrate, the substrate includes a PMOS region and an NMOS region, the PMOS region is used to form a PMOS transistor, the NMOS region is used to form an NMOS transistor, and a first fin material is formed on the substrate of the PMOS region layer;

[0030] Step S2: forming a second fin material layer on the base, the second fin material layer conformally covering the base of the NMOS region and the first fin material layer;

[0031] Step S3: conformally forming a mask layer on the second fin material layer;

[0032] Step S4: usi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a fin-type semiconductor device preparation method, and the method comprises the steps: providing a substrate which comprises a PMOS region and an NMOS region, and forming a first fin material layer on the substrate in the PMOS region; forming a second fin material layer on the substrate, wherein the second fin material layer covers the substrate of the NMOS region and the first fin material layer in a shape-preserving manner; forming a mask layer on the second fin material layer in a conformal manner; performing grinding to remove partial thickness of the mask layer; performing etching to remove the mask layer, the second fin material layer of the PMOS region and the second fin material layer of partial thickness of the NMOS region; forming a fin of the NMOS tube in the NMOS region, and forming a fin of the PMOS tube in the PMOS region. According to the invention, the height difference between the fins of the NMOS transistor and the fins of the PMOS transistor is reduced.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a method for preparing a fin-type semiconductor device. Background technique [0002] Fin Field effect transistor (Fin Field effect transistor, FinFET) is a complementary metal oxide semiconductor field effect transistor, including a vertical channel structure, also known as fins, fins are surrounded by gate structures on both sides, FinFET structure Making devices smaller and higher in performance, fin-type semiconductor devices have been widely used in the field of memory and logic devices. With the continuous shrinking of the device size, in order to improve the carrier mobility in the fin field effect transistor and improve the performance of the transistor, generally the PMOS transistor in the fin field effect transistor will use silicon germanium to form fins to improve The carrier mobility of the PMOS tube, while the NMOS tube still uses silicon to form fins, and s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/8234
CPCH01L21/823431H01L21/823412Y02P70/50
Inventor 耿金鹏刘洋杨渝书
Owner SHANGHAI INTEGRATED CIRCUIT EQUIP & MATERIALS IND INNOVATION CENT CO
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products