Array substrate and display panel
A technology for array substrates and display areas, applied in nonlinear optics, instruments, optics, etc., can solve problems such as short circuits and poor quality of display devices, and achieve good quality and prevent short circuits
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0048] The first aspect of the present application provides an array substrate. Please refer to figure 1 , the array substrate 100 includes a chip-on-film (COF) 10 , so that the array substrate 100 is electrically connected to the printed circuit board through the chip-on-film 10 .
[0049] Please also refer to figure 1 and figure 2 , Embodiment 1 of the present application provides an array substrate 100, the array substrate 100 is provided with a display area (active area, AA area) and a peripheral area located around the display area, figure 2 shows the display area edge (AA edge) 203, that is, the area above the display area edge 203 is the peripheral area, and the area below the display area edge 203 is the display area; wherein, the peripheral area includes the fan-out area A and the binding area B, Binding area B is located on the side of fan-out area A away from the display area.
[0050] The array substrate 100 includes a plurality of data lines (data lines) arr...
Embodiment 2
[0068] Please refer to Figure 4 and Figure 5Embodiment 2 of the present application provides an array substrate 100. Similar to Embodiment 1, the array substrate 100 includes a plurality of data lines arranged in the display area, fan-shaped lead structures and a plurality of first The electrode 30; the fan-out lead structure includes a plurality of fan-out leads 21, the two ends of each fan-out lead 21 are respectively connected to a corresponding data line and a first electrode 30, and at least part of the fan-out lead 21 is at one end away from the display area There is a curve segment 211; the array substrate 100 also includes a chip-on-chip film 10, and the chip-on-chip film 10 includes a film substrate and a plurality of second electrodes 12 arranged on the film substrate, wherein at least part of the second electrodes 12 reach the display area The distances are not equal, so that the distance between the second electrode 12 and the corresponding curve segment meets t...
Embodiment 3
[0080] A second aspect of the present application proposes a display panel. Please refer to figure 1 and Figure 7 Embodiment 3 of the present application proposes a display panel 2 , including the array substrate 100 described in the first aspect, and a color filter substrate 200 disposed opposite to the array substrate 100 .
[0081] Wherein, the display panel 2 further includes a liquid crystal layer 400 and a sealant 300 placed between the array substrate 100 and the color filter substrate 200, the array substrate 100 and the color filter substrate 200 are bonded together through the sealant 300, and the sealant 300 is set on Displays the outer peripheral side of the area.
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


