Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Preparation method of semiconductor device

A semiconductor and device technology, applied in the field of semiconductor device preparation, can solve the problems of reducing the breakdown resistance of semiconductor devices, reducing the gate oxide layer, and damaging the gate oxide layer.

Pending Publication Date: 2022-04-29
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

When the metal layer is formed, the metal layer will collect the free charges on the substrate and transfer a large amount of charges to the gate structure, forming a leakage current in the gate oxide layer under the gate structure. When the accumulated charges reach a certain amount , the leakage current will discharge in the gate oxide layer, causing plasma damage to the gate oxide layer, thereby reducing the breakdown resistance of semiconductor devices
And with the continuous reduction of the feature size of semiconductor devices in recent years, the thickness of the gate oxide layer is also continuously reduced, and the leakage phenomenon caused by plasma damage is more serious, and even causes the scrapping of the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method of semiconductor device
  • Preparation method of semiconductor device
  • Preparation method of semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

preparation example Construction

[0028] Figure 1~3 It is a structural schematic diagram corresponding to corresponding steps of a method for preparing a semiconductor device, such as figure 1 As shown, a substrate 100 is provided, and a plurality of gate structures 102 arranged in an array are formed on the substrate 100, and an active region 103a and a drain region 103b are formed in the substrate 100 on both sides of the gate structure 102; A first dielectric layer 105 is formed on the substrate 100, the first dielectric layer 105 covers the substrate 100 and the gate structure 102, and the first dielectric layer 105 has a plurality of stacked metal interconnections An interconnection layer 104, the metal interconnection layer 104 is electrically connected to at least one of the gate structure 102, the source region 103a or the drain region 103b.

[0029] Such as figure 2 As shown, a patterned top metal layer 106 is formed on the first dielectric layer 105, and the top metal layer 106 communicates with ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention provides a preparation method of a semiconductor device, which comprises the following steps: providing a substrate, forming a gate structure on the substrate, and forming an active region and a drain region in the substrate at two sides of the gate structure; forming a first dielectric layer on the substrate, wherein the first dielectric layer covers the substrate and the gate structure; forming a top metal layer on the first dielectric layer, wherein the top metal layer is electrically connected with the gate structure, the source region and the drain region; conformally forming a second dielectric layer on the first dielectric layer and the top metal layer; etching partial thickness of the second dielectric layer above the top metal layer, carrying out a planarization process on the second dielectric layer, uniformizing the shape of the second dielectric layer through the etching process, and further improving the grinding speed of the second dielectric layer and the grinding precision of the second dielectric layer. The problems of plasma damage and electric leakage caused by free charges generated in the plasma deposition process collected by the top metal layer are avoided.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a method for preparing a semiconductor device. Background technique [0002] In the manufacturing process of semiconductor devices, it is usually necessary to deposit thin films on the substrate to form the desired device, such as depositing a metal film on the substrate as a metal layer, depositing a dielectric layer on the substrate, etc., in order to improve the structure of the deposited film Densification usually combines plasma process and chemical vapor deposition process, such as plasma enhanced chemical vapor deposition (PECVD) or high density plasma chemical vapor deposition (HDPCVD) for thin film deposition. [0003] The existing thin film deposition technology includes the following steps: placing the substrate on the electrostatic chuck in the deposition chamber; feeding the gas to be reacted into the deposition chamber, turning on the radio frequency sourc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/77H01L21/768H01L27/12
CPCH01L27/1248H01L21/76819H01L27/1296
Inventor 卓明川陈宏曹秀亮刘张李
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products