Metal bonding packaging structure and packaging process
A metal bonding and packaging process technology, applied in the direction of semiconductor/solid-state device parts, semiconductor devices, electrical components, etc., can solve the problems of inability to use, waste of cost, affecting the performance and service life of chip devices, and avoid heat. Damage, strong process compatibility, and the effect of avoiding device layer failure conditions
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0030] A kind of such as Figure 1 The metal bonding package structure shown, comprising a substrate wafer 1 and a cap wafer 2, the substrate wafer 1 is provided with a thermal resistance layer 3 and pad point, the thermal resistance layer 3 is provided with an insulating layer 4, and the cap wafer 2 and the insulation layer 4 are provided between the bonding layer 5. Apply current to the Pad point, so that the thermal resistance layer 3 heat up, insulation layer 4 as a thermal conductive layer, the insulation layer is made of materials with good insulation and strong thermal conductivity, the insulation layer 4 transmits the temperature to the bonding layer 5, and the thermal resistance layer 3 heats up to the required temperature of the bonding layer 5 to complete the bonding package.
[0031] The above-mentioned packaging structure does not need to heat the substrate wafer and cap wafer as a whole, which can effectively save process costs, and the temperature can be controlled b...
Embodiment 2
[0033]There is provided a packaging process for the metal bonding package structure described in Example 1, using a current bonding package, see the specific packaging process Figure 2 , which roughly includes the following steps:
[0034] S1. Select two wafers as substrate wafers and cap wafers respectively, perform standard RCA cleaning of the wafers, and wash them with deionized water and purge them with nitrogen;
[0035] S2. Plate the surface of the substrate wafer with Pt or other metal film layers with high resistivity and high melting point as a thermal resistance layer, and use the process of peeling and steaming to pattern the metal film layer, the thickness range of the metal film layer can be selected between 50nm-5000nm, and the specific thickness is adjusted according to the bonding temperature; after the patterning of the metal film layer, the substrate wafer is washed and prepared;
[0036] S3. On the patterned metal film layer formed by S1, a layer of AlN or other...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 

