Method for forming distribution structure
A wiring structure and wiring layer technology, which is applied in the manufacture of electrical components, electrical solid-state devices, semiconductor/solid-state devices, etc., can solve the problems of difficulty in wiring grooves, hindering reactions, and poor wiring groove patterns.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 approach
[0055] refer to Figure 1 to Figure 9 , the method of forming the wiring structure of the first embodiment will be described.
[0056] First, if figure 1As shown, a gate electrode 5 is formed on a predetermined region of a semiconductor substrate 1 via a gate insulating film 4 . Using the gate electrode 5 as a mask, impurity ions are implanted on the semiconductor substrate 1 to form two source / drain regions 2 and 3 . Furthermore, an interlayer insulating film 6 having a contact hole 6a reaching the upper surface of the gate electrode 5 is formed to cover the entire surface. Plug electrodes 7 made of W or Cu are formed in the contact holes 6a. In addition, an insulating film 8 having a wiring groove 8a reaching the plug electrode 7 is formed to cover the entire surface. Then, after the wiring trench 8a is filled with copper, excess copper deposits are removed by CMP, whereby the first wiring layer 9 made of Cu buried in the wiring trench 8a is formed.
[0057] In order t...
no. 2 approach
[0072] refer to Figure 10 , in the formation process of the second embodiment, unlike the above-mentioned first embodiment, the case where the gas permeation suppressing film is finally removed will be described. Using the CMP method
[0073] Specifically, in Figure 9 In the manufacturing process of the first embodiment shown, according to the second embodiment, the excess deposition part of the TaN film that becomes the barrier layer 17 and the second wiring 18 and The excessively deposited part of the metal film whose Cu is the main component of the connection wiring 19 is polished by the CMP method. At this time, the gas permeation suppressing film 12 is removed by the overpolishing process, and thus, the obtained Figure 10 structure shown. Other forming processes of the second embodiment are the same as those of the first embodiment described above.
[0074] In the second embodiment, as described above, the excess deposited portion of the TaN film serving as the bar...
no. 3 approach
[0077] refer to Figure 11 , in the formation process of the third embodiment, different from the above-mentioned first embodiment, between the SiCN film 10 and the SiOC film 11, a TEOS-SiO 2 The gas permeation suppression film 22 constituted by the film.
[0078] Specifically, in the third embodiment, the SiCN film 10 is sequentially formed of TEOS-SiO 2 After the gas made of the film permeates the suppression film 22, the SiOC film 11, and the organic antireflection film 13, a photoresist film 14 having a pattern of via holes is formed on a predetermined region of the organic antireflection film 13. Using this photoresist film 14, the organic antireflection film 13, the SiOC film 11, and the gas permeation suppression film 22 are dry-etched by dry etching with a CF-based gas to form the via hole 20a. Other forming processes of the third embodiment are the same as those of the above-mentioned first embodiment.
[0079] In the third embodiment, as described above, when the ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 