Method of enhancing clear field phase shift masks by adding parallel line to phase 0 region

A technology of area and phase, which is applied in the direction of circuit, electrical components, and patterned surface photolithography, can solve the problems of complex patterning of binary masks and limitations of manufacturing window technology, so as to reduce the influence of aberration and reduce the The effect of aberration
CN1701279AInactive Publication Date: 2005-11-23GLOBALFOUNDRIES U S INC MALTA
3 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
GLOBALFOUNDRIES U S INC MALTA
Publication Date
2005-11-23
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A technique in which a boundary region is added to the outside parallel edge of phase zero (0) pattern defining polygons. This technique can reduce the need for optical proximity correction (OPC) and improve the manufacturability and patterning process window for integrated circuits. The technique can also set the width of both 0 and phase 180 polygons to specific sizes, making OPC easier to assign.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to integrated circuits and methods of fabrication thereof, and more particularly to generating phase shift patterns to improve patterning of gates, regions, structures, and layers requiring sub-nominal dimensions. Background technique

[0002] A semiconductor device or an integrated circuit may contain a plurality of devices, such as transistors. Ultra-large ULSI may include complementary metal-oxide-semiconductor (CMOS) field-effect transistors (FETs). Although known systems and fabrication allow the fabrication of many IC devices on a single IC, there is still a need to reduce the size of the IC device body, thereby allowing an increase in the number of devices on a single IC.

[0003] One limitation to achieving reduced IC device size is known lithography capabilities. Photolithography is the manufacturing process by which patterns or images are transferred from one medium to another. The known IC photolithography ut...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More