Plasma processing apparatus with reduced parasitic capacity and loss in RF power
a processing apparatus and parasitic capacity technology, applied in the field ofplasma processing apparatus, can solve the problems so as to achieve the effect of reducing the etching ra
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
first embodiment
[0030] FIG. 3 illustrates a plasma processing apparatus 100 according to the first embodiment of the invention. The plasma processing apparatus 100 has housing 107, a thin RF plate electrode 104 placed in the housing, and an opposite electrode 105 facing the RF plate electrode 104. The apparatus also has a heat sink 103 holding the RF plate electrode 104, and an RF power source 109 for applying a radio frequency to at least one of the RF plate electrode 104 and the opposite electrode to produce plasma between these two electrodes. A matching box 131 is inserted between the RF power source 109 and the load to cancel the reactance component of the load and correct the impedance.
[0031] The RF plate electrode has a thickness of 6 mm or less, and more preferably, 1 mm to 3 mm, which is relatively thin as compared with the conventional RF electrode. The thin RF plate electrode 104 is held on the heat sink 103, which regulates the temperature of a wafer that is to be processed. The heat si...
second embodiment
[0059] FIG. 7 illustrates a wafer mount electrode 500 and pusher pins penetrating the wafer mount electrode. As has been explained above, if the plasma processing is carried out at a higher range of radio frequency, the parasitic capacity of the apparatus has to be reduced as much as possible in order to minimalize the loss of RF power. The capacitive coupling between the electrode and the pusher pins is one of the more significant factors regarding the parasitic capacity in the conventional plasma processing apparatus.
[0060] In the prior art, as illustrated in FIG. 2, the pusher pins 12 are elevated in the through-holes 15 to the position B when mounting to or removing a wafer from the wafer mount electrode. During the generation of plasma, the pusher pins 12 are retracted to the position A inside the RF electrode 4 in the conventional apparatus. The loss of the RF power due to the capacitive coupling between the pusher pins 12 and the RF electrode 4 is significant, and cannot be n...
third embodiment
[0071] FIG. 9 illustrates a parallel plate plasma processing apparatus 700 according to the third embodiment of the invention. The apparatus has a heat sink (or an insulator) 703 for mounting a wafer 701, a DC plate 702 positioned near the surface of the heat sink 703, an RF plate electrode 704 extending below the DC plate 702, and an opposite electrode 705 facing the RF plate electrode. The DC plate 702, the heat sink 703, and the RF plate electrode 704 comprise a wafer mount electrode.
[0072] The plasma processing apparatus 700 also has a DC power source 711 for applying a DC voltage to the DC plate 702 to hold a wafer 701 in an electrostatic manner, and an RF power source 709 for applying a radio frequency to the RF plate electrode 704. Plasma is produced between the RF plate electrode 704 and the opposite electrode 705 by application of the radio frequency.
[0073] The feature of the third embodiment is a radio frequency trap (referred to as an RF trap) 715 having an electrical len...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| frequency | aaaaa | aaaaa |
| voltage | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


