Unlock instant, AI-driven research and patent intelligence for your innovation.

Logic and memory device integration

a logic and memory device technology, applied in computing, instruments, climate sustainability, etc., can solve the problems of increasing functionality, consuming large quantities of flash memory, and power requirements of specialized portable devices,

Inactive Publication Date: 2006-11-16
MICRON TECH INC
View PDF9 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention relates to semiconductor memory devices and their integration with logic devices. The technical effects of this invention include providing flexibility in the integration of logic and memory devices, reducing the size and power requirements of the memory devices, and simplifying the process of integrating new technologies into the system. The invention also includes a method for integrating a memory device and logic device in a single-chip ASIC chip, which reduces the required semiconductor real estate and simplifies the process of responding to changing markets or new technology.

Problems solved by technology

Specialized portable devices are consuming large quantities of flash memory and are continually pushing for lower voltages and higher densities to decrease power requirements, reduce size and increase functionality.
Such an approach is a low-cost alternative, but memory processes lack the metal layers and circuit complexity necessary to produce a high-performance logic device.
Thus, such an ASIC provides relatively limited performance of the logic core.
While more expensive than the first approach, the logic process supports high-performance logic cores.
In either of these approaches, the flexibility of the ASIC is limited as the functionality of the logic core and the size of the memory device are fixed.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Logic and memory device integration
  • Logic and memory device integration
  • Logic and memory device integration

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] In the following detailed description of the present embodiments, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that process, electrical or mechanical changes may be made without departing from the scope of the present invention. The terms wafer or substrate used in the following description includes any base semiconductor structure. Examples include silicon-on-sapphire (SOS) technology, silicon-on-insulator (SOI) technology, thin film transistor (TFT) technology, doped and undoped semiconductors, epitaxial layers of a silicon supported by a base semiconductor structure, as well as other semiconductor structures well known to one skilled in the art. Furthermore, w...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Memory devices are adapted for direct interface or virtual integration with a processor or other logic device through a local bus and isolated from a system bus. Such memory devices are capable of lower power requirements and reduced size due in part to the elimination of certain redundant circuitry. Direct interfacing through the local bus facilitates the elimination or reduction of input / output (I / O) buffer circuitry by eliminating the need to step up to and step down from typical system bus voltage levels. Communication between the memory device and a separate logic device occurs across the local bus at voltage levels compatible with internal logic levels of the memory device.

Description

RELATED APPLICATIONS [0001] This application is a Continuation of U.S. application Ser. No. 09 / 940,259, filed Aug. 27, 2001, titled “LOGIC AND MEMORY DEVICE INTEGRATION” (allowed), which claims priority to Italian Patent Application Serial No. RM2000A000671, filed Dec. 15, 2000, titled “LOGIC AND MEMORY DEVICE INTEGRATION,” now Italian Patent No. 01316025, issued Mar. 26, 2003, which are commonly assigned and incorporated herein by reference.TECHNICAL FIELD OF THE INVENTION [0002] The present invention relates generally to semiconductor memory devices, and in particular, the present invention relates to semiconductor memory devices designed for integration with a processor or other logic device and systems produced therefrom. BACKGROUND OF THE INVENTION [0003] Electronic information handling or computerized systems, whether large machines, microcomputers or small handheld devices, require memory for storing data and program instructions. Various memory systems have been developed ov...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): G06F3/00G06F13/40
CPCG06F13/4072Y02B60/1235Y02B60/1228Y02D10/00
Inventor FAZIO, MARIO
Owner MICRON TECH INC