Silicon wafer-level frequency testing method
A test method and frequency technology, which is applied in the field of frequency test at the silicon chip level, can solve problems such as increased test cost, reduced tester utilization rate, and fewer chips, and achieves the effects of reducing test cost, improving utilization value, and realizing function transformation
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Examples
Embodiment Construction
[0007] The frequency testing method at the level of the semiconductor silicon chip of the present invention is to use the failure address memory resource of the memory tester to perform the frequency test on the memory tester. The memory tester itself does not contain a hardware module for frequency testing, and is mainly used for testing memory products. The failure address memory is a memory module of the memory tester itself, which has a recordable function and a large capacity. The memory tester includes a central processing unit, which can process data.
[0008] Described frequency test method comprises the following steps at least:
[0009] The first step is to select a scanning frequency, scan the waveform to be measured, and obtain the corresponding sampled analog signal by scanning. The scanning frequency is selected according to the estimated frequency of the waveform to be measured, and is generally selected as the estimated frequency of the waveform to be measured...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com