Silicon wafer-level frequency testing method
A test method and frequency technology, applied in the field of frequency test at the silicon wafer level, can solve the problems of increased test cost, fewer chips, and reduced tester utilization, and achieve the effect of reducing test cost, realizing function transformation, and improving utilization value.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Examples
Embodiment Construction
[0007] The frequency testing method at the level of the semiconductor silicon chip of the present invention is to use the failure address memory resource of the memory tester to perform the frequency test on the memory tester. The memory tester itself does not contain a hardware module for frequency testing, and is mainly used for testing memory products. The failure address memory is a memory module of the memory tester itself, which has a recordable function and a large capacity. The memory tester includes a central processing unit, which can process data.
[0008] Described frequency test method comprises the following steps at least:
[0009] The first step is to select a scanning frequency, scan the waveform to be tested, and scan to obtain a corresponding sampled analog signal. The scanning frequency is selected according to the estimated frequency of the waveform to be tested, and is generally selected as the estimated frequency of the waveform to be tested. The frequ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More