Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for forming amorphous silicon oxide laminated structure

A technology of silicon oxide and stacked structure, which is applied in the direction of electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of high time consumption, impact on production capacity, and low deposition rate, so as to reduce time consumption and increase production capacity Effect

Inactive Publication Date: 2013-04-17
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, for the three-dimensional stacked flash memory under the 65nm process, the target thickness of the amorphous silicon layer and the silicon oxide layer are generally 250nm. It takes several hours for silicon oxide and silicon oxide. For the stacked structure of multi-layer amorphous silicon and single crystal silicon, such as 8 layers, 16 layers and 32 layers, the time consumption will become very huge, tens of hours, which seriously affects the production capacity.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for forming amorphous silicon oxide laminated structure
  • Method for forming amorphous silicon oxide laminated structure
  • Method for forming amorphous silicon oxide laminated structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] In the prior art, the reactant used in the deposition process of the amorphous silicon layer is silane, and the reaction temperature is about 560°C; while the reactant used in the deposition process of the silicon oxide layer is silane and nitrogen oxide, and the reaction temperature is about 720°C. The reaction temperature is different, so the amorphous silicon layer and the silicon oxide layer are respectively carried out in different deposition equipment. The semiconductor substrate is repeatedly transferred between two deposition equipments, on which layers of amorphous silicon and silicon oxide are alternately formed.

[0032] figure 2 and image 3 The relationship between the temperature and time of the semiconductor substrate during the formation of the amorphous silicon layer and the silicon oxide layer is given respectively. Such as figure 2 As shown, the formation process of the amorphous silicon layer is mainly divided into three stages: stage I, stage I...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for forming an amorphous silicon oxide laminated structure, which comprises the steps of forming a silicon oxide layer by using chemical vapor deposition, wherein the reactants comprise chlorosilane and oxygen free radicals. The method reduces the reaction temperature of the amorphous silicon layer forming process, avoids repeated heating and cooling processes in the reaction process, reduces time consumption and improves the capacity.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a method for forming an amorphous silicon oxide stacked structure. Background technique [0002] With the development of semiconductor technology, flash memory (flash memory) has been widely used as a non-volatile memory. The flash memory adds a floating gate and a layer of tunnel oxide layer on the basis of the traditional MOS transistor structure, and uses the floating gate to store charges, so as to realize the non-volatility of the stored content. With the development of information technology, especially the continuous progress of multimedia technologies such as audio and video processing, the storage capacity of flash memory is required to increase day by day. In order to increase the storage capacity of flash memory, the researchers proposed a three-dimensional stacked flash memory (3D stack flash) structure, in which multiple layers of devices are stacked on th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/285H01L21/8247
Inventor 三重野文健
Owner SEMICON MFG INT (SHANGHAI) CORP