Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Super-junction vertical double-diffused metal oxide semiconductor (VDMOS) capable of effectively preventing charge imbalance

A technology of charge imbalance and devices, which is applied in the direction of electrical components, semiconductor devices, circuits, etc., can solve the problems of devices prone to avalanche breakdown, reduce the avalanche breakdown voltage of devices, and the temperature rise of devices

Inactive Publication Date: 2012-10-17
UNIV OF ELECTRONICS SCI & TECH OF CHINA +1
View PDF3 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The instantaneous additional carriers introduced by the large current break the charge balance between the p-column region and the n-column region, change the electric field distribution of the withstand voltage layer, and reduce the avalanche breakdown voltage of the device. The large avalanche current that appears in advance will cause the device Temperature rise triggers parasitic effects in the device, causing secondary breakdown and device failure
And the larger the current, the more prone to avalanche breakdown of the device, which limits the forward safe working area of ​​the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Super-junction vertical double-diffused metal oxide semiconductor (VDMOS) capable of effectively preventing charge imbalance
  • Super-junction vertical double-diffused metal oxide semiconductor (VDMOS) capable of effectively preventing charge imbalance
  • Super-junction vertical double-diffused metal oxide semiconductor (VDMOS) capable of effectively preventing charge imbalance

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] A super-junction VDMOS device that can effectively prevent charge imbalance, its basic structure is as follows figure 2 shown, including N + Substrate 2, located at N + The metallized drain electrode 1 on the back side of the substrate 2 is located at N + The super junction structure on the front side of the substrate 2; the super junction structure is composed of N - Epitaxial regions 3 and P-type column regions 4 are formed alternately; there are a P-type base region 6 on both sides of the top of the super junction structure, and the P-type base region 6 is connected to the N - The epitaxial region 3 is in contact with the P-type column region 4; each P-type base region 6 has a N + source region 7 and a P + body region 8, N + source region 7 and P + The body region 8 is in contact with the metallized source electrode 12; the gate oxide layer 9 covers the two P-type base regions 6 and the N - On the surface of the epitaxial region 3 , the upper surface of the g...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a super-junction vertical double-diffused metal oxide semiconductor (VDMOS) capable of effectively preventing charge imbalance and belongs to the field of power semiconductor devices. Deep energy level impurities are doped in the conventional super-junction VDMOS structure and a columnar region (4) of which the conductive type is opposite to that of an epitaxial region (3), wherein donor impurities such as S, Se or Te are doped in an N-channel device, and acceptor impurities such as In, Ti or Zn are doped in a P-channel device. The deep energy level donor impurities are low in ionization rate at normal temperature, the contribution of the deep energy level donor impurities on the doping concentration of the columnar region (4) can be ignored, and the static load balance of the device is not influenced. When the device is positively conducted and operates under high current, the ionization rate of the deep energy level impurities can be greatly improved along with increase of the temperature of the device, the doping level of the columnar region (4) is relatively reduced, the phenomenon that the avalanche breakdown voltage of the device is reduced caused by load imbalance of the super-junction structure because carriers flow through the epitaxial region (3) is effectively avoided, the operative current range of the device is widened, and the positive safety working area of the device is enlarged.

Description

technical field [0001] The invention belongs to the technical field of power semiconductor devices, and relates to a vertical double-diffused metal oxide semiconductor device (VDMOS device), especially a VDMOS device with a super junction structure (Super Junction). Background technique [0002] At present, the application fields of power semiconductor devices are becoming wider and wider, and can be widely used in DC-DC converters, DC-AC converters, relays, motor drives and other fields. Compared with bipolar transistors, vertical double-diffused metal-oxide-semiconductor field-effect transistors (VDMOS) have the advantages of fast switching speed, low loss, high input impedance, low driving power, good frequency characteristics, and highly linear transconductance. The most widely used new power device at present. However, conventional VDMOS devices also have their inherent disadvantages, that is, the on-resistance increases with the withstand voltage (R on ∝BV 2.5 ) res...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/06H01L29/78
Inventor 任敏赵起越邓光敏李巍张蒙张灵霞李泽宏张金平张波
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products