Aluminum grid and preparation method thereof as well as thin film transistor with aluminum grid

A technology of aluminum thin film and aluminum gate, which is applied to transistors, semiconductor devices, electrical components, etc., can solve the problems of easy corrosion and easy generation of hillocks on aluminum gates, and achieves the effects of easy implementation, small delay time, and low resistance.

Active Publication Date: 2013-03-20
CHENGDU VISTAR OPTEOLECTRONICS CO LTD
View PDF5 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] For this reason, what the present invention is to solve is the technical problem that the aluminum gate is prone to hillocks and corr

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Aluminum grid and preparation method thereof as well as thin film transistor with aluminum grid
  • Aluminum grid and preparation method thereof as well as thin film transistor with aluminum grid
  • Aluminum grid and preparation method thereof as well as thin film transistor with aluminum grid

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0049] Example 1:

[0050] like figure 1 As shown, this embodiment provides an aluminum gate, including an aluminum gate body, which is formed on a substrate; a first cap layer 1 is disposed on the upper surface of the aluminum gate body at a position opposite to the substrate; It also includes a second capping layer 7 surrounding the aluminum gate body, and the second capping layer 7 and the first capping layer 1 are seamlessly connected; the first capping layer 1 and the The second cover layer 7 is made of metal with a coefficient of thermal expansion less than 20. The aluminum gate body in this embodiment is completely covered by the first capping layer 1 and the second capping layer 7. Since the thermal expansion coefficient of the metal is small, it is not easy to be thermally expanded. Therefore, under the high temperature process, such as LTPS (low temperature polysilicon In the activation process in ), the process temperature is as high as 450 ℃, the compressive str...

Example Embodiment

[0061] Embodiment 2:

[0062] On the basis of Embodiment 1, this embodiment also includes the following steps:

[0063] S4, forming a gate pattern on the metal layer, etching away the metal layer outside the gate pattern, to obtain a first capping layer 1 covering the upper surface of the aluminum gate body and covering the aluminum gate body The second cap layer 7 around the gate body; the etching method is dry etching or wet etching.

[0064] Similar to Embodiment 1, in this embodiment, a gate pattern is formed on the metal layer by photolithography. Also, during photolithography, the control mask critical dimension is smaller than the aluminum gate critical dimension. In this embodiment, the exposure energy is 100-110mj / cm2 and the photoresist thickness is 1400-1600nm unchanged, and the exposure time is 350-450ms. Preferably, the exposure energy of 100 mj / cm 2 and the thickness of the photoresist of 1400 nm are kept unchanged, and the exposure time is 350 ms.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to view more

Abstract

The invention discloses an aluminum grid, a preparation method of the aluminum grid, and a thin film transistor with the aluminum grid. The aluminum grid comprises an aluminum grid body and a cover layer covering the outer surface and the side walls of the aluminum grid body, wherein the cover layer is made of a metal with the thermal expansion coefficient less than 20. As the metal cover layer is made of the metal with the thermal expansion coefficient less than 20, the aluminum grid is unlikely to expand in high temperature; when the aluminum grid body is subjected to expansion, the compression stress generated is absorbed by the metal cover layer, so that phenomena of hillock and corrosion on the surface or the surface and the side walls of the aluminum grid body are prevented, and the grid, the source, the drain and the lead of the aluminum grid are prevented from short-circuit.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to an aluminum gate, a preparation method thereof and a thin film transistor comprising the aluminum gate. Background technique [0002] The speed of signal transmission in the Flat Panel Display (FPD) circuit depends on the resistance (R) (mainly refers to the gate resistance of the thin film transistor used in the flat panel display) and capacitance (C) The larger the RC product, the slower the speed, on the contrary, the smaller the RC product, the faster the signal transmission speed. As the size of the display screen increases, the grid wire will be longer, and the length of the grid wire will increase the resistance of the grid wire, thereby increasing the delay time of the RC circuit; similarly, as the resolution of the display screen increases, The gate wire becomes thinner, and the thinner gate wire also increases the resistance of the gate wire, thereb...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L29/49H01L21/28H01L29/786
Inventor 蔡世星邱勇黄秀颀平山秀雄李建文习王峰郭瑞
Owner CHENGDU VISTAR OPTEOLECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products