Unlock instant, AI-driven research and patent intelligence for your innovation.

A chip architecture suitable for two-dimensional barcode decoding chips

A decoding chip and two-dimensional barcode technology, applied in the field of barcode recognition, can solve the problems of high production cost, limited processor computing performance and software algorithm optimization degree, high system power consumption, etc.

Inactive Publication Date: 2016-06-22
SUN YAT SEN UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this solution is limited by processor computing performance and software algorithm optimization, slow processing speed, high system power consumption, low integration and high production cost
Under the background of more and more widely used two-dimensional barcodes, traditional software decoding solutions obviously cannot meet the needs of two-dimensional barcode development, which limits the development of two-dimensional barcode technology

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A chip architecture suitable for two-dimensional barcode decoding chips
  • A chip architecture suitable for two-dimensional barcode decoding chips
  • A chip architecture suitable for two-dimensional barcode decoding chips

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The present invention will be further described below in conjunction with specific examples.

[0033] What the present invention proposes is a chip architecture suitable for two-dimensional barcode decoding chips based on Leon3, and the overall architecture is as follows figure 1 shown. The chip architecture adopts a system-on-a-chip (SoC, SystemonaChip) solution based on the Leon3 processor. Leon3 is developed by the European Space Agency and is a 32-bit SPARCV8 instruction set architecture processor suitable for embedded system or SoC system design. , is a highly configurable high-performance, low-complexity, low-power processor.

[0034] The overall architecture of the two-dimensional barcode decoding chip mainly includes three parts: GRLIB library, AMBA bus architecture, and custom IP core. The GRLIB library is mainly used to build the Leon3 system environment, including core processor Leon3, debugging unit, memory management control and other modules; the AMBA bu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a chip structure applicable to a two-dimensional bar code decoding chip. The chip structure comprises a GRLIB base, an AMBA (advanced microcontroller bus architecture) bus structure and a custom IP (Internet protocol) inner core, wherein the BRLIB base is used for building a system on a chip based on an Leon3 processor, and comprises the following modules including the Leon3 processor, a JTAG (joint test action group) debugging chain, a debugging support unit, an AHB (advanced high-performance bus) bus controller, an internal memory controller, an SVGA (super video graphics array) controller, an AHB / APB (advanced high-performance bus / advanced peripheral bus) bus bridge, an interruption controller, a timing / counting device, a serial port controller and universal input / output equipment, the AMBA bus structure is used for connecting and organizing each module arranged inside the chip, and the custom IP inner core comprises the following modules including a camera interface module, a data flow control module, a QR (quick response) code decoding module and a system configuration register group. The invention aims at designing a special decoding chip structure for the two-dimensional bar code, the image data is collected through a special hardware module, and the image processing and the decoding operation are carried out, so the processing speed is accelerated, the system integration degree is improved, and the system power consumption and the development cost are reduced.

Description

technical field [0001] The invention relates to the technical field of barcode identification, in particular to a decoding chip architecture suitable for two-dimensional barcodes. Background technique [0002] Barcode recognition technology is an economical and practical automatic recognition technology produced and developed in computer application and practice. Barcode recognition technology is widely used in logistics, transportation, e-commerce, postal services, library management and other fields because of its fast input speed, high accuracy, low technical cost, and strong reliability. With the development of the Internet of Things industry, barcode recognition technology, as one of the basic technologies of the Internet of Things, is bound to continue to play an important role in the application of the Internet of Things. [0003] The current mainstream barcode recognition technology mainly includes one-dimensional barcode (or barcode) and two-dimensional barcode. T...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06K17/00G06F9/44
Inventor 谭洪舟陈荣军李伟健钟秀媚刘松劲
Owner SUN YAT SEN UNIV