Substrate structure and packaging member provided with the same
A package and substrate technology, which is applied to electrical components, electrical solid-state devices, semiconductor devices, etc., can solve the problems that the package substrate 20 cannot pass the reliability test, peeling, etc., and achieve the effect of improving the overall yield.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0034] image 3 What is shown is a cross-sectional view of the first embodiment of the substrate structure and package of the present invention. It first provides a substrate structure, the substrate structure includes: substrate body 30, its material can be ABF (Ajinomoto Build-up Film), BCB (Benzocyclo-buthene), LCP (Liquid Crystal Polymer), PI (Poly-imide) , PPE (Poly (phenylene ether)), PTFE (Poly (tetra-fluoroethylene)), FR4, FR5, BT (Bismaleimide Triazine), aromatic nylon (Aramide), or mixed epoxy resin glass fiber (Glass fiber); metal layer 31, which is formed on a surface 30a of the substrate body 30; an insulating protective layer 32 (such as solder resist green paint), which is formed on the surface 30a of the substrate body 30, and has an opening 320 exposing the metal layer 31; And a crystal placement area 300, which is defined on the surface 30a of the substrate body 30, for connecting a semiconductor chip 33 on the surface 30a, wherein, a said crystal placement ...
no. 2 example
[0040] Figure 4 What is shown is a cross-sectional view of the second embodiment of the substrate structure and package of the present invention. It first provides a substrate structure, which includes: a substrate body 30; a metal layer 31 formed on a surface 30a of the substrate body 30; an insulating protective layer 32 formed on the surface 30a of the substrate body 30 , and has an opening 320 exposing the metal layer 31; and a crystal placement area 300, which is defined on the surface 30a of the substrate body 30, for placing a semiconductor chip 33 on the surface 30a, wherein the metal layer 31 is not Beyond the range of the crystal placement region 300 , and the crystal placement region 300 is preferably located in the center of the opening 320 .
[0041]The package of the present embodiment connects the semiconductor chip 33 at the die placement region 300 of the aforementioned substrate structure, so that the semiconductor chip 33 is located in the center of the op...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 