Multi-serial port parallel processing framework based on SoC (System on a Chip) FPGA (Field Programmable Gata Array)

A parallel processing and multi-serial port technology, which is applied in the direction of electrical digital data processing and instruments, can solve the problems of increased hardware cost, limited hardware serial interface resources, and long CPU waiting time, so as to reduce design complexity and difficulty and improve Data transmission bandwidth and effect of reducing CPU load

Inactive Publication Date: 2014-04-09
STATE NUCLEAR POWER AUTOMATION SYST ENGCO
View PDF6 Cites 25 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Such as 8250, 16550AFN and other chips are common UART devices, but the hardware serial interface resources of these devices are limited, and the internal structure design is quite complicated, with many chip pins, and some contain many auxiliary modules (such as FIFO). Only the basic functions of UART are often used in use, and such chips are used in design, resulting in waste of resources; 2) The number of scalable serial ports provided by processors or dedicated multi-serial port chips is limited, and more UART serial port expansion can

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-serial port parallel processing framework based on SoC (System on a Chip) FPGA (Field Programmable Gata Array)
  • Multi-serial port parallel processing framework based on SoC (System on a Chip) FPGA (Field Programmable Gata Array)
  • Multi-serial port parallel processing framework based on SoC (System on a Chip) FPGA (Field Programmable Gata Array)

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0013] In order to support parallel multi-channel serial peripherals, increase the UART bus serial communication bandwidth, reduce the load of the CPU, improve system integration, and reduce hardware costs, such as figure 2 As shown, the multi-serial parallel processing architecture of the present invention based on SoCFPGA includes a transceiver, a SoC FPGA chip integrated with a field programmable logic array FPGA and a processor CPU. The CPU is connected to the FPGA through an internal bus, and is characterized in that: the SoC The FPGA in the FPGA chip uses hardware description language to design multiple UART cores and multiple coprocessor MCUs corresponding to each UART core; the FPGA embeds multiple embedded memories corresponding to each coprocessor MCU, Each embedded memory is configured in a dual-port mode capable of reading and writing operations; the multiple UART cores are connected with multiple corresponding transceivers through RS232 / RS422 / RS485 interfaces.

[001...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention belongs to the field of a distributed industrial control technology, and relates to a multi-serial port parallel processing framework based on a SoC (System on a Chip) FPGA (Field Programmable Gata Array). The framework comprises transceivers, and a SoC FPGA chip which is integrated with an FPGA and a processor CPU. The framework is characterized in that a plurality of UART (Universal Asynchronous Receiver/Transmitt) cores and a plurality of coprocessor MCUs (Microprogrammed Control Unit) corresponding to the UART cores are designed in the FPGA in the SoCFPGA chips according to an HDL (Hardware Description Language); a plurality of embedded memories corresponding to the coprocessoer MCUs are embedded into the FPGA, and each embedded memory is configured to be in a dual-port mode capable of reading and writing; and the plurality of UART cores and a plurality of corresponding transceivers are connected through RS232/RS422/RS485 interfaces. The device is high in system integration degree and low in hardware design cost, is capable of effectively reducing CPU load, promoting the transmission bandwidth of serial bus data, and flexibly expanding a plurality of serial channels.

Description

technical field [0001] The invention belongs to the technical field of distributed industrial control, and in particular relates to a SoC FPGA-based multi-serial port parallel processing architecture. Background technique [0002] UART (Universal Asynchronous Receiver Transmitter) is a serial transmission interface widely used in short-distance, low-speed communication. It is easy to operate, reliable in operation, strong in anti-interference, low in cost, and long in transmission distance (comprising 485 networks can transmit 1,200 meters above). In data communications, computer networks, and distributed industrial control systems, processors often use serial communications to exchange data and information with peripheral modules. [0003] In modern industrial control systems, multi-serial communication is used more and more widely. Especially in the field of data acquisition, the demand for the number of serial ports in engineering applications increases, and the process...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F13/20
Inventor 刘玉升王楠
Owner STATE NUCLEAR POWER AUTOMATION SYST ENGCO
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products