Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

CMOS radio frequency power amplifier

A radio frequency power and amplifier technology, applied in the field of semiconductor integrated circuit devices, can solve problems such as difficult design optimization, low gain, and limited improvement in linearity, and achieve the goals of improving gain and noise performance, overall function optimization, and overall function improvement Effect

Active Publication Date: 2014-05-07
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF6 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this method has a limited degree of improvement in linearity, and there are also problems such as low gain, high noise, difficult design optimization, and sensitivity to process and temperature.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CMOS radio frequency power amplifier
  • CMOS radio frequency power amplifier
  • CMOS radio frequency power amplifier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] Such as figure 2 Shown is a schematic structural diagram of a CMOS radio frequency power amplifier in an embodiment of the present invention. The CMOS radio frequency power amplifier in an embodiment of the present invention includes:

[0017] The NMOS transistor 1 is connected in a common source amplifier mode. The gate of the NMOS transistor 1 inputs the radio frequency input signal RFIN through the first capacitor 3, and the drain outputs the radio frequency output signal RFOUT through the third capacitor 5; The gate of the NMOS transistor 1 is connected to the bias capacitor 7, and the bias circuit 7 is connected to the bias voltage source AVDDVB1. The bias circuit 7 of the NMOS transistor 1 makes the MOS transistor work in the saturation region. The drain of the NMOS transistor 1 is connected to a positive power supply AVDD through a first resistor 6, and the source of the NMOS transistor 1 is grounded or a negative power supply AVSS.

[0018] NPN transistor 2, the NPN...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a CMOS radio frequency power amplifier. The CMOS radio frequency power amplifier comprises an MOS transistor and a bipolar transistor. A biasing circuit of the MOS transistor enables the MOS transistor to work at a saturation region, and a biasing circuit of the bipolar transistor is regulated to enable the absolute value of the third-order nonlinear coefficient of the bias current of a collecting electrode of the bipolar transistor to get close to the absolute value of the third-order nonlinear coefficient of the bias current of each of a source electrode and a drain electrode. Because the plus and minus of the third-order nonlinear coefficients of two transistors are opposite, the third-order nonlinear coefficients of the transistors can be counteracted in the best effect, the third-order cut-off point number of the CMOS radio frequency power amplifier is increased, the linearity of the amplifier is improved, the gain performance and the noise performance of the amplifier are improved, and the overall function of the amplifier is improved and optimized.

Description

Technical field [0001] The invention relates to a semiconductor integrated circuit device, in particular to a CMOS radio frequency power amplifier. Background technique [0002] Traditional RF power amplifiers have a variety of linearization methods, such as feedforward, feedback and other methods. However, these existing methods have unsatisfactory linearization effects due to higher requirements on device quality, signal amplitude and phase control. An existing linearization circuit uses MOS transistors with different bias voltages to eliminate the third-order nonlinear term in order to improve the linearity of the third-order intercept point (IP3), such as figure 1 As shown, it is a schematic diagram of the structure of an existing CMOS radio frequency power amplifier; the existing CMOS radio frequency power amplifier includes: a first NMOS transistor 101 and a second NMOS transistor 102, the two NMOS transistors 101 and 102 are both connected to form a common source amplifier...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03F3/189H03F3/20
Inventor 朱红卫刘国军唐敏刘燕娟
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products