A mixed model capacitance multiplier circuit

A multiplication circuit and capacitance multiplication technology, applied in electrical components, impedance networks, networks using active components, etc., can solve the problems affecting circuit bandwidth, circuit area and power consumption increase, and achieve small circuit area, small power consumption. The effect of small consumption and small area
CN104320105AActive Publication Date: 2015-01-28SUN YAT SEN UNIV +1
4 Cites 4 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Current Assignee / Owner
SUN YAT SEN UNIV
Publication Date
2015-01-28

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The present invention discloses a mixed model capacitance multiplier circuit, which includes a voltage mode multiplication circuit unit and a current mode multiplication circuit unit; the voltage mode multiplication circuit unit includes an operational amplifier and a source follower, an input voltage signal is input to a positive input end of the operational amplifier, an output end of the operational amplifier is added to a negative input end of the operational amplifier via the source follower, and the output end of the operational amplifier is connected with the current mode multiplication circuit unit; the current mode multiplication circuit unit includes a capacitor C, a bias circuit of a high swing cascode current mirror and the high swing cascode current mirror, the output end of the operational amplifier is connected with one end of the capacitor C, the other end of the capacitor C is connected with the input end of the current mirror, and the output end of the current mirror is connected with an input voltage; and the bias circuit of the current mirror provides bias for the current mirror. The mixed model capacitance multiplier circuit of the present invention has the characteristics such as low power consumption, small area, input impedance at high and low frequencies and wide working bandwidth.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the field of capacitance multiplier circuits, in particular to a mixed-mode capacitance multiplier circuit with low power consumption, high and low frequency input impedance, wide operating bandwidth and small area. Background technique

[0002] As a basic electronic component, capacitors are widely used in various analog systems. In some applications such as direct-current (DC-DC) converters, linear low-dropout converters (LDOs) and filters, large capacitances of tens of picofarads or even nanofarads may be required. If such a large capacitor is integrated in the chip, it will cause a great area loss, but the off-chip capacitor requires additional pins, which will increase the printed circuit board (PCB) area and design difficulty, and will introduce parasitic parameters, affecting the circuit. performance. Capacitance multiplier came into being to solve this kind of problem. Its biggest function is to build a circuit throu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More