Chip automatic simulation verification system

A chip system, simulation verification technology, applied in software testing/debugging, etc., can solve problems such as time-consuming and labor-consuming, complex communication protocol interaction between C model and circuit, high threshold of automatic simulation platform, etc., and achieve high efficiency
CN104346272BActive Publication Date: 2018-04-10WUXI CHINA RESOURCES MICROELECTRONICS
4 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
WUXI CHINA RESOURCES MICROELECTRONICS
Publication Date
2018-04-10

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a chip automatic simulation verification system, comprising: a chip system model corresponding to a system-on-chip chip, wherein a hardware model and a software model corresponding to the system-on-chip chip are established; the chip system model randomly generates test vectors and Running the test vector to obtain a test result; the emulator receives and runs a design file corresponding to the SoC; the emulator communicates with the chip system model, receives the test vector and uses the test vector for test verification to obtain a simulation result; The system-on-chip model also compares the test result with the simulation result, if the test result is consistent with the simulation result, then continue to generate the next random test vector, and perform the next round of testing and comparison, otherwise stop the test. A corresponding chip automatic simulation verification method is also disclosed. The above system and method for automatic chip simulation verification are simpler and more efficient during test verification.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of detection of chip products, in particular to a chip automatic simulation verification system. Background technique

[0002] System On Chip (System On Chip, SOC) refers to the integration of all functional systems required for microelectronic application products on a single chip, which is based on Very Deep Submicron (VDSM) technology and Intellectual Property (IP) ) nuclear multiplexing technology as the support. SOC technology is the current development trend of Very Large Scale Integrate (VLSI), and it is also the main technology and method to solve Time to Market (TTM) in the development of electronic products.

[0003] With the rapid development of deep submicron technology, the integration scale of chips is getting larger and larger, and the verification of chip functions has become more and more important and complex and time-consuming, and the design methods of chips have also undergone tremendou...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More