Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

SSi/SiGe/sSOI substrate-based complementary metal-oxide-semiconductor transistor (CMOS) device and manufacturing method thereof

A manufacturing method and device technology, which are applied in semiconductor/solid-state device manufacturing, electric solid-state devices, semiconductor devices, etc., to achieve the effect of large driving current

Inactive Publication Date: 2015-11-25
SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, according to the planning of the International Semiconductor Industry Development Blueprint (ITRS2009), integrated circuits have gradually developed from the era of microelectronics to the era of micro-nanoelectronics. The existing bulk silicon materials and processes are approaching their physical limits and have encountered severe challenges.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SSi/SiGe/sSOI substrate-based complementary metal-oxide-semiconductor transistor (CMOS) device and manufacturing method thereof
  • SSi/SiGe/sSOI substrate-based complementary metal-oxide-semiconductor transistor (CMOS) device and manufacturing method thereof
  • SSi/SiGe/sSOI substrate-based complementary metal-oxide-semiconductor transistor (CMOS) device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] Embodiments of the present invention are described below through specific examples, and those skilled in the art can easily understand other advantages and effects of the present invention from the content disclosed in this specification. The present invention can also be implemented or applied through other different specific implementation modes, and various modifications or changes can be made to the details in this specification based on different viewpoints and applications without departing from the spirit of the present invention.

[0043] see Figure 1 to Figure 6 . It should be noted that the diagrams provided in this embodiment are only schematically illustrating the basic idea of ​​the present invention, so only components related to the present invention are shown in the drawings rather than the number, shape and shape of components in actual implementation. Dimensional drawing, the type, quantity and proportion of each component can be changed arbitrarily d...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an sSi / SiGe / sSOI substrate-based complementary metal-oxide-semiconductor transistor (CMOS) device and a manufacturing method thereof. The CMOS device comprises a P-channel metal oxide semiconductor (PMOS) device and an N-channel metal oxide semiconductor (NMOS) device, wherein the PMOS device comprises a silicon substrate, a buried oxide layer, a strained silicon layer, an SiGe layer, a strained silicon cap layer, an SiGe channel, a P-type source region, a P-type drain region and a grid structure; the SiGe channel is formed in the SiGe layer; the P-type source region and the P-type drain region are formed in the SiGe layer and the strained silicon cap layer and are located at two sides of the SiGe groove respectively; the grid structure is formed in the surface of the strained silicon cap layer and corresponds to the SiGe channel; the NMOS device comprises an sSi channel, an N-type source, an N-type drain region and a grid structure; the sSi channel, the N-type source and the N-type drain region are formed in the strained silicon layer of the sSOT substrate; the N-type source and the N-type drain region are located at two sides of the sSi channel respectively; and the grid structure is formed in the surface of the sSi channel. The CMOS device provided by the invention has the advantages of high speed, heavy drive current, low power consumption, high integration level and the like, and has a wide application prospect in the field of an integrated circuit.

Description

technical field [0001] The invention belongs to the field of integrated circuit design and manufacture, in particular to a CMOS device based on sSi / SiGe / sSOI substrate and a manufacturing method thereof. Background technique [0002] CMOS (Complementary Metal Oxide Semiconductor) refers to the complementary MOS integrated circuit manufacturing process composed of complementary metal oxides (PMOS tube and NMOS tube). It is characterized by low static power consumption, high input impedance, strong anti-interference, and wide power supply voltage range. Since the gate circuit composed of a pair of MOSFETs in CMOS is seen in an instant, either the PMOS is turned on, or the NMOS is turned on, or both are turned off, which is much more efficient than a linear triode (BJT), so the power consumption is very low. Now, CMOS is widely used in important electronic equipment chips such as computers, cameras, and mobile phones. [0003] SOI (Silicon-On-Insulator, silicon on insulating s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/12H01L21/84
Inventor 文娇刘强刘畅俞文杰赵清太王曦
Owner SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products