Check patentability & draft patents in minutes with Patsnap Eureka AI!

Fin field effect transistor manufacturing method

A technology of fin field effect and manufacturing method, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of complex process and extremely high metal gate deposition process requirements, and achieve the effect of simple and feasible process.

Active Publication Date: 2019-03-08
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this requires the deposition of different metal gates to adjust the threshold voltage of different devices. The process is complex, especially as the device size continues to shrink, the deposition process of metal gates is extremely demanding.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fin field effect transistor manufacturing method
  • Fin field effect transistor manufacturing method
  • Fin field effect transistor manufacturing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] In order to make the above objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0025] In the following description, a lot of specific details are set forth in order to fully understand the present invention, but the present invention can also be implemented in other ways different from those described here, and those skilled in the art can do it without departing from the meaning of the present invention. By analogy, the present invention is therefore not limited to the specific examples disclosed below.

[0026] Secondly, the present invention is described in detail in combination with schematic diagrams. When describing the embodiments of the present invention in detail, for the convenience of explanation, the cross-sectional view showing the device structure will not be partially enlarged according to the gener...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a fin field effect transistor production method. The fin field effect transistor production method is characterized in that a substrate is provided, and is provided with fins; isolation parts are formed among the fins; the fins are provided with grid dielectric layers and dummy grids; the fins on two ends of the dummy grids are provided with source-drain areas; the dummy grids can be removed to form openings; polycrystalline silicon alternative grids can be formed by filling the openings, and can be doped. The polycrystalline silicon alternative grids can be formed again after removing the dummy grids, and by reducing the device sizes continuously, the adjusting of the threshold voltage of the polycrystalline silicon alternative grids can be carried out by adopting the doping way, and the technology is simple and feasible.

Description

technical field [0001] The invention belongs to the field of semiconductor manufacturing, in particular to a method for manufacturing a fin field effect transistor. Background technique [0002] With the high integration of semiconductor devices, the channel length of MOSFET continues to shorten, and a series of effects that can be ignored in the long channel model of MOSFET become more and more significant, and even become the dominant factor affecting the performance of the device. This phenomenon is collectively called short channel road effect. The short channel effect will deteriorate the electrical performance of the device, such as causing a decrease in the gate threshold voltage, an increase in power consumption, and a decrease in the signal-to-noise ratio. [0003] At present, in order to solve the problem of short channel effect, a three-dimensional device structure of fin field effect transistor (Fin-FET) is proposed. Fin-FET is a transistor with a fin channel st...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L21/28
CPCH01L29/66795
Inventor 殷华湘张永奎赵治国朱慧珑
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More