Chip hardware Trojan horse detection method and system

A hardware Trojan detection and chip technology, which is applied in the electronic field, can solve the problems of difficult implementation of highly integrated chips, difficulty in detecting hardware Trojans, and high cost, and achieve the effect of improving automatic identification capabilities, reducing manual intervention, and strong detection capabilities

Inactive Publication Date: 2016-08-24
FIFTH ELECTRONICS RES INST OF MINIST OF IND & INFORMATION TECH
View PDF4 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Failure analysis mainly removes the chip package, grinds the chip layer, and repeatedly scans each layer of circuit with the help of precision instruments and equipment, so as to conduct a comprehensive analysis of the new circuit function of the chip and determine whether there is a Trojan horse; this method requires destructive testing of the chip, the process It is cumbersome and costly, and it is difficult to implement for highly integrated chips
Logic function detection is to apply test vectors at the input end, and observe the difference between the output signal of the circuit and the expected output, so as to judge whether there is a hardware Trojan horse; this method needs to activate the hardware Trojan horse, and takes a long time; The physical feature information leaked by the chip when it is working, using signal processing technology to carry out spatial transformation and compression to realize feature extraction, to describe and distinguish the physical features of the reference chip and the chip to be tested, and judge whether there is a hardware Trojan horse according to the difference; this method is easy Affected by instrument accuracy and process noise, it is difficult to detect small-area hardware Trojans
Therefore, the traditional hardware Trojan detection method has poor detection ability and low efficiency.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip hardware Trojan horse detection method and system
  • Chip hardware Trojan horse detection method and system
  • Chip hardware Trojan horse detection method and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] refer to figure 1 , the chip hardware Trojan detection method in one embodiment of the present invention, comprises the following steps.

[0021] S110: Perform a parameter bypass test on all chips to be tested, and collect bypass data of the chips to be tested in a working state.

[0022] The parameter bypass test refers to the bypass signal analysis of the chip under test, and the collection of bypass data corresponding to the physical characteristic information leaked by the chip under test during operation.

[0023] In this embodiment, the collected bypass data includes the average value of the global clock voltage, the average value of the dynamic power consumption voltage, and the output frequency of the ring oscillator. That is, each piece of bypass data is three-dimensional data including three kinds of information. In one of the specific embodiments, there are 160 chips to be tested, figure 2 It is the three-dimensional result graph of the global clock volta...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a chip hardware Trojan horse detection method and system. The method comprises the steps that parameter bypass testing is conducted on all chips to be detected, and bypass data of the chips to be detected in a working state is collected; clustering analysis is conducted on the chips to be detected by means of a genetic algorithm fused with an K-means algorithm according to the bypass data, and a clustering chip set is obtained; the chips to be detected in the clustering chip set are extracted for backward analysis, and the clustering chip set is classified as a Trojan horse chip or a non-Trojan horse chip according to a result of backward analysis. The clustering analysis capacity is improved by means of the high local searching capability of the K-means algorithm; by means of the high global searching capability of the genetic algorithm and unceasing iterative optimization, an optimal classification result is automatically screened out, artificial intervention is greatly reduced, the automatic identification capability for characters is improved, the hardware Trojan horse detection capability is high, and the efficiency is high.

Description

technical field [0001] The invention relates to the field of electronic technology, in particular to a chip hardware Trojan horse detection method and system. Background technique [0002] A hardware Trojan horse refers to a certain circuit structure embedded in an integrated circuit. With the development of electronic science and technology, the use of chips is becoming more and more extensive, and the security of their use is also getting more and more attention. However, the chip is not completely autonomous and controllable during the processing process, and an attacker can easily embed a hardware Trojan horse on the chip. When the hardware Trojan horse is activated, it may cause temporary paralysis of the circuit system, chip failure, dysfunction, or information leakage. [0003] In order to strengthen the security of the chip, it is necessary to perform hardware Trojan horse detection on the chip. Traditional detection methods mainly include: failure analysis, logic ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F21/76
CPCG06F21/76
Inventor 何春华恩云飞刘燕江侯波雷登云王力纬
Owner FIFTH ELECTRONICS RES INST OF MINIST OF IND & INFORMATION TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products